

ILLUMINANT北極光企業有限公司

PRODUCT SPECIFICATION FOR TFT LCM

CUSTOMER:	
MODEL NO:	IG-G120601-6WFLBA
ACCEPTED BY:	

APPROVED BY:	CHECKED BY:	ORGANIZED BY:
 <p>北極光 2008.07.22 贺秋芳</p>	 <p>北極光 2008.07.22 隆茂生</p>	 <p>北極光 2008.07.22 隆茂生</p>

- Approval for Specifications Only
 Approval for Specifications and Sample

Note: 1. Version of Specifications : 3
2. Others: Rohs Compliment

TAIWAN

1F, #15, LANE 75, MIN CHUAN E. RD., SEC 3, TAIPEI, TAIWAN.

Tel +886-2-25175115 Fax +886-2-25175099

CHINA

5F DONGWU COMMERICAL BLDG., LANSHAN RD., NORTH DISTRICT, HI-TECH INDUSTRIAL PARK, SHENZHEN, PRC.

TEL + 86-755-86154466 FAX +86-755-86154366

KOREA

RM 1201, IT MIRAE TOWER, 60-21, GASAN-DONG, GEUMCHEON-GU, SEOUL, 153-801, KOREA

TEL + 82-2-2027-5391~2 FAX +82-2-2027-5393

CONTENTS

1	CONTENTS -----	2
2	RECORDS OF REVISION -----	3
3	MECHANICAL SPECIFICATIONS -----	4
4	OUTLINE DIMENSIONS -----	5
5	ABSOLUTE MAXIMUM RATINGS -----	6
6	ELECTRICAL CHARACTERISTICS -----	6
7	OPTICAL CHARACTERISTICS -----	6
8	INTERFACE -----	9
9	INSTRUCTION TABLE -----	10
10	RECOMMEND POWER SUPPLY CIRCUIT -----	12
11	BACKLIGHT CHARACTERISTICS -----	13
12	TIMING CHARACTERISTICS -----	14

3. MECHANICAL SPECIFICATIONS :

ITEM	STANDARD VALUE	UNIT
Module Dimension	Refer to the outline drawing	mm
View Area	60.00x32.60	mm
Number of Dots	128x64 dots	dots
Dot Size	0.40x0.40	mm
Dot Pitch	0.43x0.43	mm
LCD Type	FSTN / Transflective / Positive	-
Viewing Direction	6H	-
Duty	1/65	-
Bias	1/9	-
Driver	NT7538	-
Approx. Weight	TBD	g
Backlight Color	BLUE	

5. ABSOLUTE MAXIMUM RATINGS :

ITEM	SYMBOL	MIN	TYP	MAX	UNIT	REMARK
Supply Voltage for Logic	$V_{DD}-V_{SS}$	-0.3	-	+3.6	V	Ta=25°C
Supply Voltage for LCD	V_{LCD}	-0.3	-	+14.2	V	Ta=25°C
Input Voltage	V_I	-0.4	-	$V_{DD}+0.3$	V	Ta=25°C
Operating Temperature	T_{OP}	-20	-	+70	°C	-
Storage Temperature	T_{ST}	-30	-	+80	°C	-

6. ELECTRICAL CHARACTERISTICS :


ITEM	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT
Supply Voltage for Logic	$V_{DD}-V_{SS}$	25°C	-	3.0	-	V
Supply Voltage for LCD	V_{LCD}	25°C	-	8.0	-	V
Input High Voltage	V_{IH}	25°C	$0.80V_{DD}$	-	V_{DD}	V
Input Low Voltage	V_{IL}	25°C	V_{SS}	-	$0.20V_{DD}$	V
Supply Current	I_{DD}	-		TBD		mA

7. OPTICAL CHARACTERISTICS :



ITEM	SYMBOL	CONDITION	STANDARD VALUE			UNIT	
			MIN	TYP	MAX		
Viewing Angle	θ_X	$Cr \geq 2$	$\theta_Y=0?$	-30	-	30	Deg.
	θ_Y		$\theta_X=0?$	-15	-	30	
Contrast Ratio	Cr	$\theta_X=0?$ $\theta_Y=0?$	-	4	-		
Response Time	Turn On	T_{on}	$\theta_X=0?$ $\theta_Y=0?$	-	250	300	ms
	Turn Off	T_{off}		-	250	350	

7-1 OPTICAL DEFINITIONS


*Response Time (T_r and T_f)



* Viewing Angle (θ)




Front-Rear Viewing Angle




Right-Left Viewing Angle

* Definition of Viewing Direction



* Definition of Contrast Ratio (Cr)



$$\text{Contrast Ratio} = \frac{\text{Brightness of Non-Selected Waveform}}{\text{Brightness of Selected Waveform}}$$



8. INTERFACE :

NO	SYMBOL	I/O	FUNCTION
1	/CS1	I	Chip Select Input : L Lever Active
2	/RESET	I	Reset Input Pin
3	A0	I	Control Data or Display Data Selection
4	WR	I	Write Signal
5	RD	I	Read Signal
6	DB0	I/O	Data Bus
7	DB1	I/O	Data Bus
8	DB2	I/O	Data Bus
9	DB3	I/O	Data Bus
10	DB4	I/O	Data Bus
11	DB5	I/O	Data Bus
12	DB6	I/O	Data Bus
13	DB7	I/O	Data Bus
14	VDD	P	Power Supply for Logic
15	VSS	P	Signal Ground (GND)
16	VOUT	P	Voltage Converter Out Pin
17	CAP3+	I	Capacitor 3+ connected to the internal voltage converter
18	CAP1-	I	Capacitor 1- connected to the internal voltage converter
19	CAP1+	I	Capacitor 1+ connected to the internal voltage converter
20	CAP2+	I	Capacitor 2+ connected to the internal voltage converter
21	CAP2-	I	Capacitor 2- connected to the internal voltage converter
22	V1	P	LCD Driver Power Supply Voltages
23	V2	P	LCD Driver Power Supply Voltages
24	V3	P	LCD Driver Power Supply Voltages
25	V4	P	LCD Driver Power Supply Voltages
26	V0	P	LCD Driver Power Supply Voltages
27	VR	P	Voltage Adjustment Pin
28	IRS	P	The Terminal Select the Resistors for the V0 Voltage Level Adjustment

9. INSTRUCTION TABLE :

Command	A0	/RD	/WR	Code								Hex	Function	
				D7	D6	D5	D4	D3	D2	D1	D0			
(1) Display OFF	0	1	0	1	0	1	0	1	1	1	0	1	AEh AFh	Turn on LCD panel when high, and turn off when low
(2) Display Start Line Set	0	1	0	0	1	Display Start Address					40h To 7Fh	Specifies RAM display line for COM0		
(3) Page Address Set	0	1	0	1	0	1	1	Page Address				B0h To B8h	Set the display data RAM page in Page Address register	
(4) Column Address Set	0	1	0	0	0	0	1	Higher Column Address				00h To 18h	Set 4 higher bits and 4 lower bits of column address of display data RAM in register	
	0	1	0	0	0	0	0	Lower Column Address						
(5) Read Status	0	0	1	Status				0	0	0	0	XX	Reads the status information	
(6) Write Display Data	1	1	0	Write Data								XX	Write data in display data RAM	
(7) Read Display Data	1	0	1	Read Data								XX	Read data from display data RAM	
(8) ADC Select	0	1	0	1	0	1	0	0	0	0	0	1	A0h A1h	Set the display data RAM address SEG output correspondence
(9) Normal/Reverse Display	0	1	0	1	0	1	0	0	1	1	0	1	A6h A7h	Normal indication when low, but full indication when high
(10) Entire Display ON/OFF	0	1	0	1	0	1	0	0	1	0	0	1	A4h A5h	Select normal display (0) or entire display on
(11) LCD Bias Set	0	1	0	1	0	1	0	0	0	1	0	1	A2h A3h	Sets LCD driving voltage bias ratio
(12) Read_Modify_Write	0	1	0	1	1	1	0	0	0	0	0	0	Eoh	Increments column address counter during each write
(13) End	0	1	0	1	1	1	0	1	1	1	0	0	EEh	Releases the Read_Modify_Write
(14) Reset	0	1	0	1	1	1	0	0	0	1	0	0	E2h	Resets internal functions
(15) Common Output Mode Select	0	1	0	1	1	0	0	0	1	.	.	.	Coh To CFh	Select COM output scan direction : invalid data
(16) Power Control Set	0	1	0	0	0	1	0	1	Operation Status			28h To 2Fh	Select the power circuit operation mode	
(17) V0 Voltage Regulator internal Resistor ratio Set	0	1	0	0	0	1	0	0	Resistor Ratio			20h To 27h	Select internal resistor ratio Rb/Ra mode	
(18) Electronic Volume mode set	0	1	0	1	0	0	0	0	0	0	1	81h		
Electronic Volume Register Set	0	1	0	.	.	Electronic Control Value					XX	Sets the V0 output voltage electronic volume register		

Command	A0	/RD	/WR	Code								Hex	Function
				D7	D6	D5	D4	D3	D2	D1	D0		
(19) Set Static indicator ON/OFF	0	1	0	1	0	1	0	1	1	0	0	ACh	Sets static indicator ON/OFF 0: OFF, 1:ON
Set Static indicator Register	0	1	0	Mode	1	ADh	
(20) Power Save	0	1	0	-	-	-	-	-	-	-	-	-	Compound command of Display OFF and Entire Display ON
(21) NOP	0	1	0	1	1	1	0	0	0	1	1	E3h	Command for non-operation
(22) Oscillation Frequency Select	0	1	0	1	1	1	0	0	1	0	0	E4h E5h	Select the oscillation frequency
(23) Partial Display mode Set	0	1	0	1	0	0	0	0	0	1	0	82h 83h	Enter/Release the partial display mode
(24) Partial Display Duty Set	0	1	0	0	0	1	1	0	Duty Ratio			30h 37h	Sets the LCD duty ratio for partial display mode
(25) Partial Display Bias Set	0	1	0	0	0	1	1	1	Bias Ratio			38h 3Fh	Sets the LCD bias ratio for partial display mode
(26) Partial Start Line Set	0	1	0	1	1	0	1	0	0	1	1	D3h	Enter Partial Start Line Set
Partial Start Line Set	0	1	0	1	1	Partial Start Line					XX	Sets the LCD Number of partial display start line	
(27) N-Line inversion Set	0	1	0	1	0	0	0	0	1	0	1	85h	Enter N-Line inversion
Number of Line Set	0	1	0	.	.	.	Number of Line					XX	Sets the number of line used for N-Line inversion
(28) N-Line inversion Release	0	1	0	1	0	0	0	0	1	0	0	84h	Exit N-Line inversion
(29) DC/DC Clock Set	0	1	0	1	1	1	0	0	1	1	0	E6h	Set DC/DC Clock Frequency
DC/DC Clock Division Set	0	1	0	1	1	0	0	Clock Division			XX	Set the Division of DC/DC Clock Frequency	
(30) Test Command	0	1	0	1	1	1	1	F1h to FFh	IC test command. Do not use
(31) Test Mode Reset	0	1	0	1	1	1	1	0	0	0	0	F0h	Command of test mode reset

10. RECOMMEND POWER SUPPLY CIRCUIT :**3x step-up voltage circuit****3x step-up voltage relationships**

11. BACKLIGHT :**11.1 STANDARD LAMP STYLES (EDGE LIGHTING TYPE)**

The LED chips are distributed over the edge light area of the illumination unit, which gives the less power consumption:

11.2 THE MAIN ADVANTAGES OF THE LED BACKLIGHT ARE AS FOLLOWING

The brightness of the backlight can simply be adjusted by a resistor or a potentiometer.

11.3 DATA ABOUT LED BACKLIGHT

ITEM	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Power supply for LED BACKLIGHT	VLED	-	-	3.2	-	V
Power supply current for BL	ILED	VLED=3.2V	-	90	120	mA
Uniformity	-	If ILED =90	70%	-	-	-
Luminous color	-	Blue				

NOTE:

- 1.Backlight Only
- 2.Average Luminous Intensity of P1-P9
- 3.Uniformity = $\text{Min}(P1\sim P9)/\text{Max}(P1\sim P9) * 100\% > 80\%$

11.4 MEASURED METHOD

P1 ○	P2 ○	P3 ○
P4 ○	P5 ○	P6 ○
P7 ○	P8 ○	P9 ○


(Effective spatial Distribution)

Hole Diameter $\pm 1\phi$; 1 to 9per Position Measured Luminous

12. TIMING CHARACTERISTICS :

12.1 PARALLEL BUS TIMING CHARACTERISTICS (FOR 8080MCU)

* System Buses Read/Write Characteristics (for 8080 Series MPU)



(VDD = 2.7 ~ 3.6V, Ta = -40 ~ +85°C)

Symbol	Parameter	Min.	Typ.	Max.	Unit	Condition
T _{AH8}	Address hold time	0	-	-	ns	A0
T _{AS8}	Address setup time	0	-	-	ns	
t _{CYC8}	System cycle time	240	-	-	ns	
t _{CCLW}	Control low pulse width (write)	90	-	-	ns	/WR
t _{CCLR}	Control low pulse width (read)	120	-	-	ns	/RD
t _{CCHW}	Control high pulse width (write)	100	-	-	ns	/WR
t _{CCHR}	Control high pulse width (read)	60	-	-	ns	/RD
T _{DS8}	Data setup time	40	-	-	ns	D0~D7
T _{DH8}	Data hold time	0	-	-	ns	
t _{ACC8}	/RD access time	-	-	140	ns	D0~D7, CL = 100pF
T _{CH8}	Output disable time	5	-	50	ns	

* System Buses Read/Write Characteristics (for 8080 Series MPU) (continued)

(VDD = 1.8 ~ 2.7V, Ta = -40 ~ +85°C)

Symbol	Parameter	Min.	Typ.	Max.	Unit	Condition
tAH8	Address hold time	0	-	-	ns	A0
tAS8	Address setup time	0	-	-	ns	
tCYC8	System cycle time	400	-	-	ns	
tCCLW	Control low pulse width (write)	150	-	-	ns	/WR
tCCLR	Control low pulse width (read)	150	-	-	ns	/RD
tCCHW	Control high pulse width (write)	120	-	-	ns	/WR
tCCHR	Control high pulse width (read)	120	-	-	ns	/RD
tDS8	Data setup time	80	-	-	ns	D0~D7
tDH8	Data hold time	0	-	-	ns	
tACC8	/RD access time	-	-	240	ns	D0~D7, CL = 100pF
tCH8	Output disable time	10	-	100	ns	

- *1. The input signal rise time and fall time (tr,tf) is specified at 15ns or less.
(tr+tf) < (tCYC8 - tCCLW - tCCHW) for write, (tr+tf) < (tCYC8 - tCCLR - tCCHR) for read.
- *2. All timing is specified using 20% and 80% of VDD as the reference.
- *3. tCCLW and tCCLR are specified as the overlap interval when /CS1 is low (CS2 is high) and /WR or /RD is low.