

DG201

Quad SPST

CMOS Analog Switch



T-51-11

GENERAL DESCRIPTION

The DG201 solid-state analog switches are designed using an improved, high-voltage CMOS monolithic technology. They provide performance advantages not previously available from solid-state switches. Destructive latch-up of solid-state analog gates has been eliminated by INTERSIL's CMOS technology.



The DG201 is completely specification and pin-out compatible with the industry standard device.

FEATURES

- Switches Greater Than 28V_{p-p} Signals With $\pm 15V$ Supplies
- Break-Before-Make Switching $t_{off} = 250ns$, $t_{on} =$ Typically 500ns
- TTL, DTL, CMOS, PMOS Compatible
- Non-Latching With Supply Turn-Off
- Complete Monolithic Construction
- Industry Standard (DG201)

ORDERING INFORMATION

Industry Standard Part Number	Temperature Range	Package
DG201AK	-55°C to +125°C	16-Pin Cerdip
DG201BK	-25°C to +85°C	16-Pin Cerdip
DG201CJ	0°C to +70°C	16-Pin Plastic DIP



T-51-11

ABSOLUTE MAXIMUM RATINGS

V^+ to V^-	<36V
V^+ to V_D	<30V
V_D to V^-	<30V
V_D to V_S	<28V
V_{REF} to V^-	<33V
V_{REF} to V_{IN}	<30V
V_{REF} to GND	<20V

V_{IN} to GND	<20V
Current (Any Terminal)	<30mA
Storage Temperature	-65°C to +150°C
Operating Temperature	-55°C to +125°C
Lead Temperature (Soldering, 10sec)	300°C
Power Dissipation	450mW
Derate 6mW/°C Above 70°C	

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DG201 ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$, $V^+ = +15\text{V}$, $V^- = -15\text{V}$)


Per Channel		Test Conditions	Min/Max Limits						Units
Symbol	Characteristic		Military			Commercial			
			−55°C	+25°C	+125°C	0°C	+25°C	+70°C/ +85°C	
I _{IN(ON)}	Input Logic Current	V _{IN} = 0.8V See Note 1	10	±1	10	±1	±1	10	μA
I _{IN(OFF)}	Input Logic Current	V _{IN} = 2.4V See Note 1	10	±1	10	±1	±1	10	μA
R _{DS(ON)}	Drain-Source On Resistance	I _S = 10mA V _{ANALOG} = ±10V	80	80	125	100	100	125	Ω
R _{DS(ON)}	Channel to Channel R _{DS(ON)} Match			25 (typ)			30 (typ)		Ω
V _{ANALOG}	Analog Signal Handling Capability			±15 (typ)			±15 (typ)		V
I _{D(OFF)}	Switch OFF Leakage Current	V _{ANALOG} = −14V to +14V		±1	100		±5	100	nA
I _{S(OFF)}	Switch OFF Leakage Current	V _{ANALOG} = −14V to +14V		±1	100		±5	100	nA
I _{D(ON)} + I _{S(ON)}	Switch ON Leakage Current	V _D = V _S = ±14V		±2	200		±5	200	nA
t _{on}	Switch "ON" Time See Note 2	R _L = 1kΩ, V _{ANALOG} = −10V to +10V See Figure 3		1.0			1.0		μs
t _{off}	Switch "OFF" Time See Note 2	R _L = 1kΩ, V _{ANALOG} = −10V to +10V See Figure 3		0.5			0.5		μs
Q _(INJ.)	Charge Injection	See Figure 4		15 (typ)			20 (typ)		mV
OIRR	Min. Off Isolation Rejection Ratio	f = 1MHz, R _L = 100Ω, C _L ≤ 5pF See Figure 5		54 (typ)			50 (typ)		dB
I ⁺ _Q	+ Power Supply Quiescent Current	V _{IN} = 0V to 5V	2000	1000	2000	2000	1000	2000	μA
I [−] _Q	− Power Supply Quiescent Current		2000	1000	2000	2000	1000	2000	μA
CCRR	Min. Channel to Channel Cross Coupling Rejection Ratio	One Channel Off		54 (typ)			50 (typ)		dB

NOTE 1: Typical values are for design aid only, not guaranteed and not subject to production testing.

INTERSIL'S SOLE AND EXCLUSIVE WARRANTY OBLIGATION WITH RESPECT TO THIS PRODUCT SHALL BE THAT STATED IN THE WARRANTY ARTICLE OF THE CONDITION OF SALE. THE WARRANTY SHALL BE EXCLUSIVE AND SHALL BE IN LIEU OF ALL OTHER WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR USE.


NOTE: All typical values have been characterized but are not tested.

TEST CIRCUITS




NOTE 2: All channels are turned off by high "1" logic inputs and all channels are turned on by low "0" inputs; however 0.8V to 2.4V describes the min. range for switching properly. Peak input current required for transition is typically $-120\mu A$. Pull down resistor, if used, $\leq 2K\Omega$.


TYPICAL PERFORMANCE CHARACTERISTICS




0277-6



0277-7



0277-8



0277-9

APPLICATIONS

Using the VREF Terminal

The DG201 has an internal voltage divider that sets the TTL threshold on the input control lines for $V^+ = 15V$. The schematic is shown here, with nominal resistor values, giving approximately 2.4V on the V_{REF} pin. As the TTL input signal goes from +0.8V to +2.4V, Q1 and Q2 switch states to turn the switch ON and OFF.

If the power supply voltage is less than +15V, then a resistor needs to be added between V^+ and V_{REF} pin, to restore +2.4V at V_{REF} . The table shows the value of this resistor for various supply voltages, to maintain TTL compatibility. If CMOS logic levels with a +5V supply are being used, the threshold shifts are less critical, but a separate column of suitable values is given in the table. For logic swings of -5V to +5V, no resistor is needed.

In general, the "low" logic level should be <0.8V to prevent Q1 and Q2 from both being ON together (this will cause incorrect switch function). With open collector logic, and a low value of pull-up resistor, the logic 'low' level can be above 0.8V. In this case, INTERSiL can supply parts with thresholds >1.5V(consult factory). The V_{REF} point should be set at least 2.6V above this "low" state, or to >4.1V. An external resistor of 27k Ω and V_{REF} is required, for a +15V supply.

T-51-11

V+ Supply (V)	TTL Resistor (k Ω)	CMOS Resistor (k Ω)
+15	-	-
+12	100	-
+10	51	-
+9	(34)	34
+8	(27)	27
+7	18	18

