# IMS1820 CMOS High Performance 64K x 4 Static RAM

# **Preliminary**

#### **FEATURES**


- INMOS Very High Speed CMOS
- Advanced Process—1.2 Micron Design Rules
- 64K x 4 Bit Organization
- 25, 35 and 45 nsec Address Access Times
- 25, 35 and 45nsec Chip Enable Access Times
- Fully TTL Compatible
- Common Data Input and Output
- Three-state Output
- 24 Pin, 300-mil DIP
- 28 Pin LCC
- Single +5V ± 10% Operation
- Power Down Function

#### DESCRIPTION

The INMOS IMS1820 is a high performance  $64K \times 4$  CMOS static RAM. The IMS1820 allows speed enhancements to existing  $64K \times 4$  applications with the additional benefit of reduced power consumption.

The IMS1820 features fully static operation requiring no external clocks or timing strobes, and equal address access and cycle times. Additionally, the IMS1820 provides a Chip Enable  $(\overline{E})$  function that can be used to place the device into a low-power standby mode.

The IMS1820E is an extended temperature version pending full military qualification of the IMS1820M.



#### **IMS1820**

#### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on any pin relative to V <sub>SS</sub>	-2.0 to $7.0$ V
Voltage on I/O −1.0 to	$(V_{CC} + 0.5V)$
Temperature Under Bias	5°C to 125°C
Storage Temperature65	5°C to 150°C
Power Dissipation	1W
DC Output Current	25mA
(One Second Duration)	

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### DC OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
V <sub>cc</sub>	Supply Voltage	4.5	5.0	5.5	٧	
$V_{SS}$	Supply Voltage	0	0	0	<b>V</b>	
V <sub>IH</sub>	Input Logic "1" Voltage	2.2		$V_{CC}$ +.5	V	All Inputs
$V_{lL}$	Input Logic "0" Voltage	-1.0		0.8	V	All Inputs
T <sub>A</sub>	Ambient Operating Temperature	0		70	°C	

### DC ELECTRICAL CHARACTERISTICS (0°C $\leq$ T<sub>A</sub> $\leq$ +70°C) (V<sub>CC</sub> = 5.0V $\pm$ 10%)<sup>a</sup>

SYMBOL	PARAMETER	MIN	MAX	UNITS	NOTES
I <sub>CC1</sub>	Average V <sub>CC</sub> Power Supply Current		120	mA	$t_{AVAV} = t_{AVAV} min$
l <sub>cc2</sub>	V <sub>CC</sub> Power Supply Current (Standby, Stable TTL Input Levels)		20	mΑ	$\begin{split} \overline{E} &\geq V_{iH} \\ & \text{All other inputs at } V_{iN} \\ &\leq V_{iL} \text{ or } \geq V_{iH} \end{split}$
lcc <sub>3</sub>	V <sub>CC</sub> Power Supply Current (Standby, Stable CMOS Input Levels)	i	10	mA	$\overline{E} \ge (V_{CC} - 0.2V)$ All other inputs at $V_{IN} \le 0.2V$ or $\ge (V_{CC} - 0.2V)$
I <sub>CC4</sub>	V <sub>CC</sub> Power Supply Current (Standby, Cycling CMOS Input Levels)		15	mA	$\overline{E} \ge (V_{CC} - 0.2V)$ Inputs cycling at $V_{IN} \le 0.2V$ or $\ge (V_{CC} - 0.2V)$
I <sub>ILK</sub>	Input Leakage Current (Any Input)		±1	μΑ	V <sub>CC</sub> =max V <sub>IN</sub> =V <sub>SS</sub> to V <sub>CC</sub>
I <sub>OLK</sub>	Off State Output Leakage Current		±10	μΑ	$V_{CC}=max$ $V_{IN}=V_{SS}$ to $V_{CC}$
$V_{OH}$	Output Logic "1" Voltage	2.4		V	$I_{OUT} = -4mA$
$V_{OL}$	Output Logic "0" Voltage		0.4	٧	I <sub>OUT</sub> = 8mA

Note a:  $I_{CC}$  is dependent on output loading and cycle rate, the specified values are obtained with the output unloaded.

#### **AC TEST CONDITIONS**

Input Pulse LevelsV <sub>SS</sub> to 3V
Input Rise and Fall Times
Input and Output Timing Reference Levels
Output Load See Figure 1

#### CAPACITANCE (T<sub>A</sub> = 25°C, f = 1.0MHz)<sup>b</sup>

SYMBOL	PARAMETER	MAX	UNITS	CONDITIONS
C <sub>IN</sub>	Input Capacitance	4	рF	$\triangle V = 0$ to 3V
C <sub>OUT</sub>	Output Capacitance	4	ρF	$\triangle V = 0$ to 3V

Note b: This parameter is sampled and not 100% tested.

### RECOMMENDED AC OPERATING CONDITIONS (0°C $\leq$ T<sub>A</sub> $\leq$ 70°C) (V<sub>CC</sub> = 5.0V $\pm$ 10%)

## READ CYCLE<sup>9</sup>

NO.	SYM		PARAMETER		0-25		0-35		0-45	UNITS	NOTES
140.	Standard	Alternate	FANAMETEN	MIN	MAX	MIN	MAX	MIN	MAX	DIVITO	NOTES
1	t <sub>ELQV</sub>	t <sub>ACS</sub>	Chip Enable Access Time		25		35		45	ns	
2	t <sub>AVAV</sub>	t <sub>RC</sub>	Read Cycle Time	25		35		45		ns	С
3	t <sub>AVQV</sub>	t <sub>AA</sub>	Address Access Time		25		35		45	ns	d
4	t <sub>AXQX</sub>	t <sub>OH</sub>	Output Hold After Address Change	3		3		3		ns	
5	t <sub>ELQX</sub>	t <sub>LZ</sub>	Chip Enable to Output Active	3		3		3		ns	
6	t <sub>EHQZ</sub>	$t_{HZ}$	Chip Disable to Output Inactive	0	12	0	15	0	20	ns	f, j
7	t <sub>ELICCH</sub>	t <sub>PU</sub>	Chip Enable To Power Up	0		0		0		ns	j
8	t <sub>EHICCL</sub>	t <sub>PD</sub>	Chip Enable to Power Down		30		30		30	ns	j
		$t_T$	Input Rise and Fall Times		50		50		50	ns	e, j

Note c: For READ CYCLES 1 & 2, W is high for entire cycle.


Note d: Device is continuously selected, E low.

Note e: Measured between  $V_{IL}$  max and  $V_{IH}$  min. Note f: Measured  $\pm$  200mV from steady state output voltage. Load capacitance is 5pF.


Note g:  $\overline{E}$  and  $\overline{W}$  must transition between  $V_{IH}$  (min) to  $V_{IL}$  (max) or  $V_{IL}$  (max) to  $V_{IH}$  (min) in a monotonic fashion.

Note j: Parameter guaranteed but not tested.

# READ CYCLE 1c, d



#### READ CYCLE 2°



#### IMS1820

# RECOMMENDED AC OPERATING CONDITIONS (0°C $\leq T_A \leq 70^{\circ} C$ ) (V $_{CC} = 5.0 V \pm 10\%$ ) WRITE CYCLE 1: W CONTROLLED 9, h

NO.		BOL	DADAMETED	182	0-25	182	0-35	182	0-45		
140.	Standard	Alternate	PARAMETER	MIN	MAX	MIN	MAX		MAX	UNITS	NOTES
9	t <sub>AVAV</sub>	t <sub>wc</sub>	Write Cycle Time	25		35		45		ns	
10	t <sub>wLWH</sub>	t <sub>WP</sub>	Write Pulse Width	20		30		40		ns	
11	t <sub>ELWH</sub>	t <sub>cw</sub>	Chip Enable to End of Write	20		30		40		ns	
12	t <sub>DVWH</sub>	t <sub>DW</sub>	Data Set-up to End of Write	10		15		20		ns	
13	t <sub>whDX</sub>	t <sub>DH</sub>	Data Hold After End of Write	0	**	0		0		ns	
14	t <sub>AVWH</sub>	t <sub>AW</sub>	Address Set-up to End of Write	20		30		40		ns	
15	t <sub>AVWL</sub>	t <sub>AS</sub>	Address Set-up to Beginning of Write	0		0		0		ns	
16	t <sub>whax</sub>	t <sub>wr</sub>	Address Hold After End of Write	0		0		0		ns	
17	t <sub>wLQZ</sub>	t <sub>wz</sub>	Write Enable to Output Disable	0	10	0	15	0	20	ns	f, j
18	t <sub>whax</sub>	tow	Output Active After End of Write	5		5		5		ns	i

# WRITE CYCLE 2: E CONTROLLED<sup>g, h</sup>

NO.		BOL	PARAMETER	182	0-25	182	0-35	182	0-45		
10.	Standard	Alternate	FANAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
19	t <sub>AVAV</sub>	t <sub>wc</sub>	Write Cycle Time	25		35		45		ns	
20	t <sub>wceh</sub>	t <sub>wP</sub>	Write Pulse Width	20		30		40		ns	
21	t <sub>ELEH</sub>	t <sub>cw</sub>	Chip Enable to End of Write	20		30		40		ns	
22	t <sub>DVEH</sub>	t <sub>DW</sub>	Data Set-up to End of Write	10		15		20		ns	
23	t <sub>EHDX</sub>	t <sub>DH</sub>	Data Hold After End of Write	0		0		0		ns	
24	t <sub>AVEH</sub>	t <sub>AW</sub>	Address Set-up to End of Write	20		30		40		ns	
25	t <sub>EHAX</sub>	t <sub>wR</sub>	Address Hold After End of Write	0		0		0		ns	******
26	t <sub>AVEL</sub>	t <sub>AS</sub>	Address Set-up to Beginning of Write	0		0		0		ns	
27	t <sub>wLQZ</sub>	t <sub>wz</sub>	Write Enable to Output Disable	0	10	0	15	0	20	ns	f, j

Note f: Measured ± 200mV from steady state output voltage. Load capacitance is 5pF.

Note g:  $\overline{E}$  and  $\overline{W}$  must transition between  $V_{iH}$  (min) to  $V_{iL}$  (max) or  $V_{iL}$  (max) to  $V_{iH}$  (min) in a monotonic fashion.

Note h:  $\overline{E}$  or  $\overline{W}$  must be  $\geq V_H$  during address transitions. Note i: If  $\overline{W}$  is low when  $\overline{E}$  goes low, the output remains in the high impedance state.

Note j: Parameter guaranteed but not tested.


#### **DEVICE OPERATION**

The IMS1820 has two control inputs: Chip Enable (E) and Write Enable (W), sixteen address inputs (A<sub>0</sub>-A<sub>15</sub>), and four data I/O lines. The E input controls device selection as well as active and standby modes. With  $\overline{\mathsf{E}}$ low, the device is selected and the sixteen address inputs are decoded to select one 4 bit word out of 64K words. Read and Write operations on the memory cell are controlled by W input. With E high, the device is deselected, the outputs are disabled, and the power consumption is reduced to less than one-third of the active mode power with TTL levels and even lower with CMOS levels.

#### **READ CYCLE**

A read cycle is defined as  $\overline{W} \ge V_{IH}$  min with  $\overline{\underline{E}} \le V_{IL}$ max. Read access time is measured from either E going low or from valid address.

The READ CYCLE 1 waveform shows a read access that is initiated by a change in the address inputs while E is low. The output remains active throughout READ CYCLE 1 and is valid at the specified address access time. The address inputs may change at access time and as long as E remains low, the cycle time is equal to the address access time.



The READ CYCLE 2 waveform shows a read access that is initiated by  $\overline{E}$  going low. As long as address is stable when  $\overline{E}$  goes low, valid data is at the output at the specified Chip Enable Access time. If address is not valid when  $\overline{E}$  goes low, the timing is as specified in READ CYCLE 1. Chip Enable access time is not affected by the duration of the deselect interval.

#### WRITE CYCLE

The write cycle of the IMS1820 is initiated by the latter of  $\overline{E}$  or  $\overline{W}$  to transition from a high to a low. In the case of  $\overline{W}$  falling last, the output buffer will be turned on

 $t_{\text{ELQX}}$  after the falling edge of  $\overline{E}$  (just as in a read cycle). The output buffer is then turned off within  $t_{\text{WLQZ}}$  of the falling edge of  $\overline{W}.$  During this interval, it is possible to have bus contention between devices with common I/O configurations. Contention can be avoided in a carefully designed system. During a write cycle, data on the input is written into the selected cells and the output is floating.

WRITE CYCLE 1 waveform shows a write cycle terminated by  $\overline{W}$  going high. Data set-up and hold times are referenced to the rising edge of  $\overline{W}$ . When  $\overline{W}$  goes high at the end of the cycle with  $\overline{E}$  active, the output of

#### IMS1820

the memory becomes active. The data from the memory will be the same as the input data unless the input data or address changes.

WRITE CYCLE 2 waveform shows a write cycle terminated by Egoing high. Data set-up and hold times are referenced to the rising edge of E. With E high, the outputs remain in the high impedance state.

#### **APPLICATION**

It is imperative, when designing with any very high speed memory such as the IMS1820, that the fundamental rules in regard to memory board layout be followed to ensure proper system operation.

#### **POWER DISTRIBUTION**

The recommended power distribution scheme combines proper power trace layout and placement of decoupling capacitors to maintain the operating margins of the IMS1820. The impedance in the decoupling path from the power pin through the decoupling capacitor to the ground pin should be kept to a minimum. The impedance of this path is determined by the series impedance of the power line inductance and the inductance and reactance of the decoupling capacitor.

Since the current transients associated with the operation of the high speed IMS1820 have very high frequency components, line inductance is the dominating factor. To reduce line inductance, the power trace and ground trace should be gridded or provided by separate power planes. The decoupling capacitor supplies energy for high frequency current transients and should be located as close to the devices with as short lead length as possible. The high frequency decoupling capacitor should have a value of 0.1 microfarad, and be placed between each row of devices in the array (see drawing). A larger tantalum capacitor, with a sufficient value to eliminate low frequency ripple, should be placed near the memory board edge connection where the power traces meet the backplane power distribution system. These larger capacitors provide bulk energy storage to prevent voltage drop due to the main supply being located off the memory board and at the end of a long inductive path.

The ground grid of the memory array should extend to the TTL driver periphery circuit. This will provide a solid ground reference for the TTL drivers and prevent loss of operating margin of the drivers due to differential ground noise.


#### **TERMINATION**

Trace lines on a memory board in the array look to TTL driver signals like low impedance, unterminated transmission lines. In order to reduce or eliminate the

reflections of the TTL signals propagating down the lines, especially low going TTL signals, line termination is recommended. The termination may be either series or parallel.


The recommended technique is to use series termination. The series termination technique has the advantage of drawing no DC current and using a minimum number of components. This is accomplished by placing a series resistor in the signal line at the output of the TTL driver to dampen the reflection on the line. The resistor should be placed as close to the driver package as is practical. The line should be kept short by placing the driver-termination combination close to the memory array.

Some experimentation will have to be done to find the proper value to use for the series termination to minimize reflections, but generally a series resistor in the 10 to 33 ohm range will be required. Because each design will result in a different signal impedance, a resistor of predetermined value may not properly match the signal path impedance. The proper value of resistance should therefore be selected empirically.



V<sub>CC</sub>, V<sub>SS</sub> GRID SHOWING DECOUPLING CAPACITORS

# FIGURE 1. OUTPUT LOAD



# **ORDERING INFORMATION**

DEVICE	SPEED	PACKAGE	PART NUMBER
IMS1820	25ns 25ns 25ns 35ns 35ns 35ns 45ns 45ns	PLASTIC DIP CERAMIC DIP CERAMIC LCC PLASTIC DIP CERAMIC DIP CERAMIC LCC PLASTIC DIP CERAMIC DIP CERAMIC DIP CERAMIC DIP	IMS1820P-25 IMS1820S-25 IMS1820W-25 IMS1820P-35 IMS1820S-35 IMS1820W-35 IMS1820P-45 IMS1820S-45 IMS1820W-45