SONY

Diagonal 6.09 mm (Type 1/3) CMOS Solid-state Image Sensor with Square Pixel for Color Cameras

Preliminary

IMX225LQR

Description

The IMX225LQR is a diagonal 6.09 mm (Type 1/3) CMOS active pixel type solid-state image sensor with a square pixel array and 1.27 M effective pixels. This chip operates with analog 3.3 V, digital 1.2 V, and interface 1.8 V triple power supply, and has low power consumption. High sensitivity, low dark current and no smear are achieved through the adoption of R, G and B primary color mosaic filters. This chip features an electronic shutter with variable charge-integration time.

(Applications: Surveillance cameras)

Features

- ◆ CMOS active pixel type dots
- ◆ Built-in timing adjustment circuit, H/V driver and serial communication circuit
- ♦ Input frequency: 54 MHz / 27 MHz / 74.25 MHz / 37.125 MHz
- ♦ Number of recommended recording pixels: 1280 (H) x 960 (V) approx. 1.23M pixel
- ◆ Readout mode

Quad VGA All-pixel scan mode

Horizontal / Vertical 2 x 2 binning mode

Horizontal / Vertical 1 / 2 Subsampling mode

Window cropping mode

720p-HD readout mode

Vertical / Horizontal direction-normal / inverted readout mode

- ◆ Readout rate
 - Maximum frame rate in Quad VGA mode: 60 frame / s
- ◆ Variable-speed shutter function (resolution 1H units)
- ◆ 10-bit / 12-bit A/D converter
- Conversion gain switching (HCG Mode / LCG Mode)
- ◆ CDS / PGA function

0 dB to 30 dB: Analog Gain 30 dB (step pitch 0.1 dB)

30.1 dB to 72 dB: Analog Gain 30 dB + Digital Gain 0.1 to 42 dB (step pitch 0.1 dB)

◆ Supports I/O switching

CMOS logic parallel SDR output

Low voltage LVDS (150 m Vp-p) serial (1 ch / 2 ch / 4 ch switching) DDR output CSI-2 serial data output (1 Lane / 2 Lane / 4 Lane, RAW10 / RAW12 output)

- ◆ Recommended lens F number: 2.8 or more (Close side)
- ◆ Recommended exit pupil distance: -30 mm to -∞

Exmor

* "Exmor" is a trademark of Sony Corporation. The "Exmor" is a version of Sony's high performance CMOS image sensor with high-speed processing, low noise and low power dissipation by using column-parallel A/D conversion.

Sony reserves the right to change products and specifications without prior notice.

This information does not convey any license by any implication or otherwise under any patents or other right.

Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Device Structure

- ◆ CMOS image sensor
- ◆ Image size Type 1/3
- ◆ Total number of pixels 1312 (H) × 993 (V) approx. 1.30 M pixels
- ♦ Number of effective pixels 1305 (H) × 977 (V) approx. 1.27 M pixels
- ♦ Number of active pixels 1297 (H) × 977 (V) approx. 1.27 M pixels
- ◆ Number of recommended recording pixels 1280 (H) x 960 (V) approx. 1.23 M pixels
- ◆ Unit cell size 3.75 µm (H) x 3.75 µm (V)
- ◆ Optical black Horizontal (H) direction: Front 4 pixels, rear 0 pixels Vertical (V) direction: Front 16 pixels, rear 0 pixels
- ◆ Dummy
 Horizontal (H) direction: Front 0 pixels, rear 3 pixels
 Vertical (V) direction: Front 0 pixels, rear 0 pixels
- Substrate material Silicon

Absolute Maximum Ratings

Item	Symbol	Min.	Max.	Unit	Remarks
Supply voltage (analog 3.3 V)	AV_{DD}	-0.3	4.0	>	
Supply voltage (interface 1.8 V)	OV_{DD}	-0.3	3.3	٧	
Supply voltage (digital 1.2 V)	DV_DD	-0.3	2.0	V	
Input voltage	VI	-0.3	OV _{DD} + 0.3	V	Not exceed 3.3 V
Output voltage	VO	-0.3	OV _{DD} + 0.3	V	Not exceed 3.3 V
Operating temperature	Topr	TBD	TBD	°C	
Storage temperature	Tstg	TBD	TBD	°C	

Recommended Operating Conditions

Item	Symbol	Min.	Тур.	Max.	Unit
Supply voltage (analog 3.3 V)	AV_{DD}	3.15	3.30	3.45	V
Supply voltage (Interface 1.8 V)	OV_DD	1.70	1.80	1.90	V
Supply voltage (digital 1.2 V)	DV_DD	1.10	1.20	1.30	V

USE RESTRICTION NOTICE

This USE RESTRICTION NOTICE ("Notice") is for customers who are considering or currently using the image sensor products ("Products") set forth in this specifications book. Sony Corporation ("Sony") may, at any time, modify this Notice which will be available to you in the latest specifications book for the Products. You should abide by the latest version of this Notice. If a Sony subsidiary or distributor has its own use restriction notice on the Products, such a use restriction notice will additionally apply between you and the subsidiary or distributor. You should consult a sales representative of the subsidiary or distributor of Sony on such a use restriction notice when you consider using the Products.

Use Restrictions

- The Products are intended for incorporation into such general electronic equipment as office products, communication products, measurement products, and home electronics products in accordance with the terms and conditions set forth in this specifications book and otherwise notified by Sony from time to time.
- You should not use the Products for critical applications which may pose a life- or injury-threatening risk or are highly likely to cause significant property damage in the event of failure of the Products. You should consult your sales representative beforehand when you consider using the Products for such critical applications. In addition, you should not use the Products in weapon or military equipment.
- Sony disclaims and does not assume any liability and damages arising out of misuse, improper use, modification, use of the Products for the above-mentioned critical applications, weapon and military equipment, or any deviation from the requirements set forth in this specifications book.

Design for Safety

 Sony is making continuous efforts to further improve the quality and reliability of the Products; however, failure of a certain percentage of the Products is inevitable. Therefore, you should take sufficient care to ensure the safe design of your products such as component redundancy, anti-conflagration features, and features to prevent mis-operation in order to avoid accidents resulting in injury or death, fire or other social damage as a result of such failure.

Export Control

 If the Products are controlled items under the export control laws or regulations of various countries, approval may be required for the export of the Products under the said laws or regulations.
 You should be responsible for compliance with the said laws or regulations.

No License Implied

• The technical information shown in this specifications book is for your reference purposes only. The availability of this specifications book shall not be construed as giving any indication that Sony and its licensors will license any intellectual property rights in such information by any implication or otherwise. Sony will not assume responsibility for any problems in connection with your use of such information or for any infringement of third-party rights due to the same. It is therefore your sole legal and financial responsibility to resolve any such problems and infringement.

Governing Law

This Notice shall be governed by and construed in accordance with the laws of Japan, without reference
to principles of conflict of laws or choice of laws. All controversies and disputes arising out of or relating
to this Notice shall be submitted to the exclusive jurisdiction of the Tokyo District Court in Japan as the
court of first instance.

Other Applicable Terms and Conditions

The terms and conditions in the Sony additional specifications, which will be made available to you when
you order the Products, shall also be applicable to your use of the Products as well as to this
specifications book. You should review those terms and conditions when you consider purchasing
and/or using the Products.


Contents

Description	1
Features	1
Device Structure	2
Absolute Maximum Ratings	3
Recommended Operating Conditions	3
USE RESTRICTION NOTICE	
Optical Center	
Pixel Arrangement	8
Block Diagram and Pin Configuration	
Pin Description	
Electrical Characteristics	
DC Characteristics	
Current Consumption	
AC Characteristics	
Master Clock Waveform (INCK)	
XVS / XHS Input Characteristics In Slave Mode (DMODE pin = High)	
XVS / XHS Input Characteristics In Master Mode (DMODE pin = Low, CMOS Output)	
Serial Communication	
DLCKP / DLCKM, DLOP / DLOM	
I/O Equivalent Circuit Diagram	
Spectral Sensitivity Characteristics	
Image Sensor Characteristics	
Zone Definition	
Image Sensor Characteristics Measurement Method	
Measurement Conditions	
Color Coding of Physical Pixel Array	
Definition of standard imaging conditions	
Measurement Method	
Setting Registers Using Serial Communication	
Description of Setting Registers (4-wire)	
Register Communication Timing (4-wire)	
Register Write and Read (4-wire)	
Description of Setting Registers (I ² C)	20
Register Communication Timing (I ² C)	20
Communication Protocol	
Register Write and Read (I ² C)	
Single Read from Random Location	
Single Read from Current Location	
Sequential Read Starting from Random Location	
Sequential Read Starting from Current Location	
Single Write to Random Location	
Sequential Write Starting from Random Location	
Register Map	
Readout Drive mode	
Sync code (Parallel CMOS output / Serial LVDS output)	
Sync Code Output Timing	
Image Data Output Format (CSI-2 output)	
Frame Format	
Frame Structure	
Embedded Data Line	
Image Data Output Format	
All-pixel scan mode (Quad VGA)	
2×2 binning mode (Quad VGA)	
Horizontal / Vertical 1/2 subsampling mode (Quad VGA)	
Window Cropping Mode	
t to the second of the second	
HD720p mode Description of Various Function	
Standby Mode	
Otaliaby MOUD	

Slave Mode and Master Mode	81
Gain Adjustment Function	83
Black Level Adjustment Function	84
Normal Operation and Inverted Operation	85
Shutter and Integration Time Settings	86
Example of Integration Time Setting	
Normal Exposure Operation (Controlling the Integration Time in 1H Units)	
Long Exposure Operation (Control by Expanding the Number of Lines per Frame)	88
Example of Integration Time Settings	
Signal Output	
Output Pin Settings	
CSI-2 output	
MIPI Transmitter	94
Output Pin Bit Width Selection	95
Number of Internal A/D Conversion Bits Setting	96
Output Rate Setting	97
Output Signal Range	97
INCK Setting	97
Register Hold Setting	98
Software Reset (CMOS parallel / Low voltage LVDS serial only)	
Mode Transitions	100
Power-on and Power-off Sequence	101
Power-on sequence	101
Power-off sequence	102
Sensor Setting Flow	
Setting Flow in Sensor Slave Mode	
Setting Flow in Sensor Master Mode	104
Peripheral Circuit	105
Spor Pixel Specifications	106
Zone Definition	106
Notice on White Pixels Specifications	107
Measurement Method for Spot Pixels	108
Spor Pixel Pattern Specification	109
Marking	110
Notes On Handling	111
Package Outline	113
Revision History	114


Optical Center

Top View Package center Optical center Package reference (H, V)



Optical Center


Pixel Arrangement



^{*} Reference pin number is consecutive numbering of package pin array. See the Pin Configuration for the number of each pin.


Pixel Arrangement (Top View)

Block Diagram and Pin Configuration



Block Diagram

SONY IMX225LQR



*The N.C. pin that is shown with (GND) can be connected to GND, and the pin that not been described have to open.

Pin Configuration (Bottom View)

Pin Desctiption

No.	Pin No.	I/O	Analog /Digital	Symbol	zDescription	Remarks				
1	A1	-	-	N.C.	-	GND connectable				
2	A3	-	-	N.C.	-	OPEN				
3	A4	0	Α	VCAP1	Reference pin					
4	A5	Power	Α	VDDH1	3.3V power supply					
5	A6	I	Α	VRL1	Connected to VCP1 pin.					
6	A7	0	Α	VCP1	Connected to VRL1 pin.					
7	A8	Power	Α	VDDH2	3.3V power supply					
8	A9	Power	Α	VDDH3	3.3V power supply					
9	A10	-	-	N.C.	-	OPEN				
10	A12	-	-	N.C.	-	GND connectable				
11	B3	-	-	N.C.	-	OPEN				
12	B4	GND	Α	VSSH1	3.3V GND					
13	B5	GND	Α	VSSH2	3.3V GND					
14	B6	I	Α	VRL2	Connected to VCP2.					
15	B7	0	Α	VCP2	Connected to VRL2.					
16	B8	GND	Α	VSSH3	3.3V GND					
17	B9	GND	Α	VSSH4	3.3V GND					
18	B10	-	-	N.C.	-	GND connectable				
19	C1	-	-	N.C.	-	GND connectable				
20	C2	-	-	N.C.	-	GND connectable				
21	C3	GND	D	VSSL1	1.2V GND					
22	C4	GND	D	VSSL2	1.2V GND					
23	C5	GND	Α	VSSH5	3.3V GND					
24	C6	GND	Α	VSSH6	3.3V GND					
25	C7	GND	Α	VSSH7	3.3V GND					
26	C8	GND	Α	VSSH8	3.3V GND					
27	C9	GND	D	VSSL3	1.2V GND					
28	C10	GND	D	VSSL4	1.2V GND					
29	C11	-	-	N.C.	-	GND connectable				
30	C12	-	-	N.C.	-	GND connectable				
31	D1	Power	D	VDDM1	1.8V power supply					
32	D2	GND	D	VSSM1	1.8V GND					
33	D3	Power	D	VDDL1	1.2V power supply					
34	D4	GND	D	VSSL5	1.2V GND					
35	D5	Power	Α	VDDH4	3.3V power supply					
36	D6	Power	Α	VDDH5	3.3V power supply					
37	D7	0	Α	VCAP2	Reference pin					
38	D8	GND	D	VSSL6	1.2V GND					
39	D9	Power	D	VDDL2	1.2V power supply					
40	D10	GND	D	VSSL7	1.2V GND					
41	D11	I	D	XTRIG	TEST input pin.					
42	D12	I	D	OMODE	Serial output interface selection High: LVDS / Low: CSI-2	High: OV _{DD} Low: GND				
43	E1	0	D	DMO3N	CSI-2 output 3-Lane	LOW. CIVID				
44	E2	0	D	DMO3N DMO3P	CSI-2 output 3-Lane CSI-2 output 3-Lane					
45	E3	GND	D	VSSL8	1.2V GND					
46	E10	Power	D	VDDL3	1.2V gND 1.2V power supply					
47	E11	-	-	N.C.	-	OPEN				
					Communication input	OI LIV				
48	E12	I/O	D	SDI	4-wire: SDI pin / I2C: SDA pin					

No.	Pin No.	I/O	Analog /Digital	Symbol	zDescription	Remarks
49	F1	0	D	DMO1N	CSI-2 output 1-Lane	
50	F2	0	D	DMO1P	CSI-2 output 1-Lane	
51	F3	GND	D	VSSL9	1.2V GND	
52	F10	GND	D	VSSL10	1.2V GND	
53	F11	0	D	SDO	Communication output	
					4-wire: SDO pin / I2C: Open	
54	F12	I	D	XMASTER	Master / Slave selection High: Slave mode / Low: Master mode	High: OV _{DD} Low: GND
55	G1	0	D	DMCKP	CSI-2 output clock	
56	G2	GND	D	VSSL11	1.2V GND	
57	G3	Power	D	VDDL4	1.2V power supply	
58	G10	Power	D	VDDL5	1.2V power supply	
59	G11	I/O	D	XHS	Horizontal sync signal	
-00	040		1	0014	Communication clock	
60	G12	I	D	SCK	4-wier: SCK pin. / I2C: SCL pin.	
61	H1	0	D	DMCKM	CSI-2 output clock	
62	H2	GND	D	VSSL12	1.2V GND	
63	НЗ	Power	D	VDDL6	1.2V power supply	
64	H10	GND	D	VSSL13	1.2V GND	
65	H11	I	D	XCE	Coommunication enable	
	1140			\(\text{QLD}\)	4-wire: XCE pin. / I2C: Fixed to High	
66	H12	I	D	XCLR	System clear (Normal: High / Clear: Low)	
67	J1	0	D	DMO2N	CSI-2 output 2-Lane	
68	J2	0	D	DMO2P	CSI-2 output 2-Lane	
69	J3	GND	D	VSSL14	1.2V GND	
70	J10	GND	D	VSSL15	1.2V GND	
71	J11	I/O	D	XVS	Vertical sync signal	
72	J12	I	D	INCK	Master clock input	
73	K1	0	D	DMO4N	CSI-2 output 4-Lane	
74	K2	0	D	DMO4P	CSI-2 output 4-Lane	
75	K3	Power	D	VDDL7	1.2V power supply	
76	K4	Power	D	VDDL8	1.2V power supply	
77	K5	GND	D	VSSL16	1.2V GND	
78	K6	Power	D	VDDM2	1.8V power supply	
79	K7	Power	D	VDDM3	1.8V power supply	
80	K8	GND	D	VSSL17	1.2V GND	
81	K9	Power	D	VDDL9	1.2V power supply	
82	K10	Power	D	VDDL10	1.2V power supply	
83	K11	GND	D	VSSL18	1.2V GND	
84	K12	GND	D	VSSM2	1.8V GND	


No.	Pin No.	I/O	Analog /Digital	Symbol	zDescription	Remarks
85	L1	•	-	N.C.	-	GND connectable
86	L2	-	-	N.C.	-	GND connectable
87	L3	•	-	N.C.	-	OPEN
88	L4	0	D	DLOPA	CMOS output / LVDS output	
89	L5	0	D	DLOMA	CMOS output / LVDS output	
90	L6	GND	D	VSSM3	1.8V GND	
91	L7	GND	D	VSSM4	1.8V GND	
92	L8	0	D	DLOPF	CMOS output / LVDS output	
93	L9	0	D	DLOMF	CMOS output / LVDS output	
94	L10	0	D	TOUT	TEST output pin	
95	L11	ı	-	N.C.	-	GND connectable
96	L12	ı	-	N.C.	-	GND connectable
97	М3	ı	-	N.C.	-	GND connectable
98	M4	0	D	DLOPB	CMOS output / LVDS output	
99	M5	0	D	DLOMB	CMOS output / LVDS output	
100	M6	GND	D	VSSM5	1.8V GND	
101	M7	GND	D	VSSM6	1.8V GND	
102	M8	0	D	DLOPE	CMOS output / LVDS output	
103	M9	0	D	DLOME	CMOS output / LVDS output	
104	M10	-	-	N.C.	-	GND connectable
105	N1	-	-	N.C.	-	GND connectable
106	N3	-	-	N.C.	-	GND connectable
107	N4	0	D	DLOPC	CMOS output / LVDS output	
108	N5	0	D	DLOMC	CMOS output / LVDS output	
109	N6	0	D	DLCKP	CMOS data clock / LVDS data clock	
110	N7	0	D	DLCKM	LVDS data clock	
111	N8	0	D	DLOPD	CMOS output / LVDS output	
112	N9	0	D	DLOMD	CMOS output / LVDS output	
113	N10	•	-	N.C.	-	GND connectable
114	N12	-	-	N.C.	-	GND connectable

Electrical Characteristics

DC Characteristics

Item		Pins	Symbol	Condition	Min.	Тур.	Max.	Unit	
	analog	VDDHx	AV_{DD}		3.15	3.30	3.45	V	
Supply voltage	Interface	VDDMx	OV_{DD}	OV _{DD}		1.80	1.90	V	
	digital	VDDLx	DV_DD		1.10	1.20	1.30	V	
		XHS XVS XCLR INCK XMASTER	VIH	XVS / XHS	0.8OV _{DD}	_	_	V	
Digital input vol	itage	OMODE SCK SDI XCE XTRIG	VIL	Slave Mode		_	0.20V _{DD}	V	
			VOH	IOH = -2 mA	OV _{DD} -0.4	_	_	V	
		DLOP [A:F]	VOL	IOL = 2 mA	_	_	0.4	V	
		DLOM [A:F] DLCKP	DLCKP	VCM	Low voltage LVDS	_	OV _{DD} /2	_	V
Digital output voltage		DLCKM		Low voltage LVDS (Termination resistance: 100 Ω)	100	150	220	mV	
			VOH	XVS / XHS	OV _{DD} -0.4			V	
			VOL	Master Mode			0.4	V	





Current Consumption

			Тур.		Ma	ax.	
Item	pin	Symbol	Standard luminous intensity	Saturated luminous intensity	Standard luminous intensity	Saturated luminous intensity	Unit
Operating current	VDDH	IAV _{DD}	TBD	TBD	TBD	TBD	mA
Low voltage LVDS serial 4ch	VDDM	IOV _{DD}	TBD	TBD	TBD	TBD	mA
Quad VGA All pixel scan mode	VDDL	IDV_DD	TBD	TBD	TBD	TBD	mA
	VDDH	IAV _{DD} _STB	_	_	TE	3D	mA
Standby current	VDDM	IOV _{DD} _STB	-	_	TE	3D	mA
	VDDL	IDV _{DD} _STB	_		TBD		mA

Operating current: (Typ.) Supply voltage3.3 V / 1.8 V / 1.2 V, Tj = 25 $^{\circ}$ C

(Max.) Supply voltage3.45 V / 1.9 V / 1.3 V, Tj = 60 °C, worst state of internal circuit


operating current consumption,

Standby: (Max.) Supply voltage3.45 V / 1.9 V / 1.3 V, Tj = $60 \,^{\circ}$ C, INCK: 0 V, light

Standard luminous intensity: luminous intensity at 1/3 of the sensor saturated Saturated luminous intensity: luminous intensity when the sensor is saturated.

AC Characteristics


Master Clock Waveform (INCK)



Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
INCK clock frequency	f _{INCK}	f _{INCK} × 0.96	f _{INCK}	f _{INCK} × 1.02	MHz	f _{INCK} = 27 MHz, 54 MHz, 37.125 MHz, 74.25 MHz
INCK Low level pulse width	twlinck	4	_	_	ns	f _{INCK} = 27 MHz, 54 MHz, 37.125 MHz, 74.25 MHz
INCK High level pulse width	t _{WHINCK}	4	_	_	ns	f _{INCK} = 27 MHz, 54 MHz, 37.125 MHz, 74.25 MHz
INCK clock duty	_	45.0	50.0	55.0	%	Define with 0.5 × OV _{DD}

^{*}The INCK fluctuation affects the frame rate.

XVS / XHS Input Characteristics In Slave Mode (DMODE pin = High)



Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
XHS Low level pulse width	t _{WLXHS}	4 / f _{INCK}	_	_	ns	
XHS High level pulse width	twhxhs	4 / f _{INCK}	_	_	ns	
XVS - XHS fall width	t _{HFDLY}	1 / f _{INCK}	_	_	ns	
XHS - XVS rise width	t _{VRDLY}	1 / f _{INCK}			ns	

XVS / XHS Input Characteristics In Master Mode (DMODE pin = Low, CMOS Output)


^{*} XVS and XHS cannot be used for the sync signal to pixels.

Be sure to detect sync code to detect the start of effective pixels in 1 line.

For the output waveforms in master mode, see the item of "Slave Mode and Master Mode"


Serial Communication

4-wire



Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
SCK clock frequency	f _{SCK}	_	_	13.5	MHz	
XCLR Low level pulse width	twlxclr	4 / f _{INCK}	_	_	ns	
XCE effective margin	t _{ENXCE}	20	_	_	μs	
XCE input set-up time	t _{SUXCE}	20	_	_	ns	
XCE input hold time	t _{HDXCE}	20	1	_	ns	
XCE High level pulse width	twhxce	20	-	_	ns	
SDI input set-up time	t _{SUSDI}	10	_	_	ns	
SDI input hold time	t _{HDSDI}	10	_	_	ns	
SDO output delay time	t _{DLSDO}	0	_	25	ns	Output load capacitance: 20 pF

 I^2C



I²C Specification


Item	Symbol	Min.	Тур.	Max.	Unit	条件
Low level input voltage	VIL	-0.3	_	0.3 × OVDD	V	
High level input voltage	VIH	0.7 × OVDD	_	1.9	V	
Low level input voltage	VOL	0	_	0.2 × OVDD	V	OVDD < 2 V, Sink 3 mA
High level input voltage	VOH	0.8 × OVDD	_	_	V	
Output fall time	tof	_	_	250	ns	Load 10 pF – 400 pF, 0.7 × OVDD – 0.3 × OVDD
Input current	li	-10	_	10	μΑ	0.1 × OVDD – 0.9 × OVDD
Capacitance for SCK (SCL) /SDI (SDA)	Ci	_	_	10	pF	

I²C AC Charateristics

Item	Symbol	Min.	Тур.	Max.	Unit
SCL clock frequency	f _{SCL}	0	_	400	kHz
Hold time (Start Condition)	t _{HD;STA}	0.6	_	_	μs
Low period of the SCL clock	t _{LOW}	1.3	_	_	μs
High period of the SCL clock	t _{HIGH}	0.6	1	1	μs
Set-up time (Repeated Start Condition)	t _{SU;STA}	0.6	_	_	μs
Data hold time	t _{HD;DAT}	0	_	0.9	μs
Data set-up time	t _{SU;DAT}	100	1	1	ns
Rise time of both SDA and SCL signals	t _r	_	_	300	ns
Fall time of both SDA and SCL signals	t _f	_	1	300	ns
Set-up time (Stop Condition)	t _{su;sto}	0.6	_		μs
Bus free time between a STOP and START Condition	t _{BUF}	1.3	_	_	μs


DLCKP/DLCKM, DLOP/DLOM

CMOS Outputs



Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
DLCKP frequency	f _{DLCKP}		_	74.25	MHz	
DLCKP clock duty		40	50	60	%	
DLCKP - DLO skew Max.	t _{SKMAXDO}	_	_	2	ns	Output load capacitance: 20 pF
DLCKP - DLO skew Min.	tskmindo	_	_	2	ns	Output load capacitance: 20 pF

Low Voltage LVDS DDR Output



(Output load capacitance: 8 pF)

Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
DLCKP/DLCKM clock duty	_	40	50	60	%	DLCK = 297 MHz (Max.)
DLO set-up time	t _{SUDO}	400	_	_	ps	Data Rate 297 MHz DDR
DLO hold time	t _{HDDO}	400	_	_	ps	Data Rate 297 MHz DDR

SONY

IMX225LQR

I/O Equivalent Circuit Diagram

TBD

Spectral Sensitivity Characteristics

(Excludes lens characteristics and light source characteristics.)




Image Sensor Characteristics

 $(AV_{DD} = 3.3 \text{ V}, OV_{DD} = 1.8 \text{ V}, DV_{DD} = 1.2 \text{ V}, Tj = 60 ^{\circ}C, All-pixel scan mode, 12 bit 30 frame/s, Gain: 0 dB)$

Item		Symbol	Min.	Тур.	Max.	Unit	Measurement method	Remarks
G sensitivity		S	TBD (TBD)	TBD (TBD)	_	Digit (mV)	1	1/30 s storage 12 bit converted value
Sensitivity	R/G	RG	TBD	_	TBD	_	2	_
ratio	B/G	BG	TBD	_	TBD	_	2	_
Saturation signal		Vsat	TBD (TBD)		_	Digit (mV)	3	12 bit converted value
Video signal shading		SH	-	_	TBD	%	4	_
Dark signal		Vdt			TBD (TBD)	Digit (mV)	5	1/30 s storage 12 bit converted value
Dark signal shading		ΔVdt	_	_	TBD (TBD)	Digit (mV)	6	1/30 s storage 12 bit converted value

Note)

- 1. Converted value into mV using 1Digit = 0.3152 mV for 12-bit output and 1Digit = 1.261 mV for 10-bit output.
- 2. The video signal shading is the measured value in the wafer status (including color filter) and does not include characteristics of the seal glass.
- 3. The characteristics above apply to effective pixel area that is shown below.

Zone Definition




Image Sensor Characteristics Measurement Method

Measurement Conditions

1. In the following measurements, the device drive conditions are at the typical values of the bias conditions and clock voltage conditions.

2. In the following measurements, spot pixels are excluded and, unless otherwise specified, the optical black (OB) level is used as the reference for the signal output, which is taken as the value of the Gr / Gb channel signal output or the R / B channel signal output of the measurement system.

Color Coding of Physical Pixel Array

The primary color filters of this image sensor are arranged in the layout shown in the figure below. Gr and Gb represent the G signal on the same line as the R and B signals, respectively. The Gb signal and B signal lines and the R signal and Gr signal lines are output successively.

Gb	В	Gb	В
R	Gr	R	Gr
Gb	В	Gb	В
R	Gr	R	Gr

Color Coding Diagram

Definition of standard imaging conditions

Standard imaging condition I:

Use a pattern box (luminance: 706 cd/m_2 , color temperature of 3200 K halogen source) as a subject. (Pattern for evaluation is not applicable.) Use a testing standard lens with CM500S (t = 1.0 mm) as an IR cut filter and image at F5.6. The luminous intensity to the sensor receiving surface at this point is defined as the standard sensitivity testing luminous intensity.

Standard imaging condition II:

Image a light source (color temperature of 3200 K) with a uniformity of brightness within 2 % at all angles. Use a testing standard lens with CM500S (t = 1.0 mm) as an IR cut filter. The luminous intensity is adjusted to the value indicated in each testing item by the lens diaphragm.

◆ Standard imaging condition III:

Image a light source (color temperature of 3200 K) with a uniformity of brightness within 2 % at all angles. Use a testing standard lens (exit pupil distance - 30 mm) with CM500S (t = 1.0 mm) as an IR cut filter. The luminous intensity is adjusted to the value indicated in each testing item by the lens diaphragm.

Measurement Method

1. Sensitivity

Set the measurement condition to the standard imaging condition I. After setting the electronic shutter mode with a shutter speed of 1/100 s, measure the Gr and Gb signal outputs (VGr, VGb) at the center of the screen, and substitute the values into the following formula.

$$Sg = (VGr + VGb) / 2 \times 100/30 [mV]$$

2. Sensitivity ratio

Set the measurement condition to the standard imaging condition II. After adjusting the average value of the Gr and Gb signal outputs to TBD mV, measure the R signal output (VR [mV]), the Gr and Gb signal outputs (VGr, VGb [mV]) and the B signal output (VB [mV]) at the center of the screen in frame readout mode, and substitute the values into the following formulas.

Saturation signa I

Set the measurement condition to the standard imaging condition II. After adjusting the luminous intensity to 20 times the intensity with the average value of the Gr and Gb signal outputs, TBD mV, measure the average values of the Gr, Gb, R and B signal outputs.

4. Video signal shading

Set the measurement condition to the standard imaging condition III. With the lens diaphragm at F2.8, adjust the luminous intensity so that the average value of the Gr and Gb signal outputs is TBD mV. Then measure the maximum value (Gmax [mV]) and the minimum value (Gmin [mV]) of the Gr and Gb signal outputs, and substitute the values into the following formula.

$$SH = (Gmax - Gmin) / TBD \times 100 [\%]$$

Dark signal

With the device junction temperature of 60 $^{\circ}$ C and the device in the light-obstructed state, divide the output difference between 1/30 s integration and 1/300 s integration by 0.9, and calculate the signal output converted to 1/30 s integration. Measure the average value of this output (Vdt [mV]).

6. Dark signal shading

After the measurement item 5, measure the maximum value (Vdmax [mV]) and the minimum value (Vdmin [mV]) of the dark signal output, and substitute the values into the following formula.

$$\Delta Vdt = Vdmax - Vdmin [mV]$$

Setting Registers Using Serial Communication

This sensor can write and read the setting values of the various registers shown in the Register Map by 4-wire serial communication and I^2C communication. See the Register Map for the addresses and setting values to be set. Because the two communication systems are judged at the first communication, once they are judged, the communication cannot be switched until sensor reset. The pin for 4-wire serial communication and I^2C communication is shared, so the external pin XCE must be fixed to power supply side when using I^2C communication.

Description of Setting Registers (4-wire)

The serial data input order is LSB-first transfer. The table below shows the various data types and descriptions.

Serial Data Transfer Order


Chip ID	Start address	Data	Data	Data	
(8 bit)	(8 bit)	(8 bit)	(8 bit)	(8 bit)	(8 bit)

Type and Description

Туре	Description
ChipID	02h: Write to the Chip ID = 02h register 03h: Write to the Chip ID = 03h register 04h: Write to the Chip ID = 04h register 05h: Write to the Chip ID = 05h register 82h: Read from the Chip ID = 02h register 83h: Read from the Chip ID = 03h register 84h: Read from the Chip ID = 04h register 85h: Read from the Chip ID = 05h register
Address	Designate the address according to the Register Map. When using a communication method that designates continuous addresses, the address is automatically incremented from the previously transmitted address.
Data	Input the setting values according to the Register Map.

Register Communication Timing (4-wire)

Perform serial communication in sensor standby mode or within in the 6XHS period after the falling edge of XVS from the blanking line output start time after valid line of one frame is finished. For the registers marked "V" in the item of Reflection timing, when the communication is performed in the communication period shown in the figure below they are reflected by frame reflection timing. For the registers noted "Immediately" in the item of Reflection timing, the settings are reflected when the communication is performed. (For the immediate reflection registers other than STANDBY, REGHOLD, XMSTA, SW_RESET, XVSOUTSEL [1:0] and XHSOUTSEL [1:0], set them in sensor standby state.) About REGHOLD register only, communication period is different than the other registers. For details, see section "Register Hold Settings".



Register Write and Read (4-wire)


Follow the communication procedure below when writing registers.

- 1. Set XCE Low to enable the chip's communication function. Serial data input is executed using SCK and SDI.
- 2. Transmit data in sync with SCK 1 bit at a time from the LSB using SDI. Transfer SDI in sync with the falling edge of SCK. (The data is loaded at the rising edge of SCK.)
- 3. Input Chip ID (CID = 02h or 03h or 04h or 05h) to the first byte. If the Chip ID differs, subsequent data is ignored.
- 4. Input the start address to the second byte. The address is automatically incremented.
- 5. Input the data to the third and subsequent bytes. The data in the third byte is written to the register address designated by the second byte, and the register address is automatically incremented thereafter when writing the data for the fourth and subsequent bytes. Normal register data is loaded to the inside of the sensor and established in 8-bit units.
- 6. The register values starting from the register address designated by the second byte are output from the SDO pin. The register values before the write operation are output. The actual register values are the input data.
- 7. Set XCE High to end communication.


Follow the communication procedure below when reading registers.

- 1. Set XCE Low to enable the chip's communication function. Serial data input is executed using SCK and SDI.
- 2. Transmit data in sync with SCK 1 bit at a time from the LSB using SDI. Transfer SDI in sync with the falling edge of SCK. (The data is loaded at the rising edge of SCK.)
- 3. Input Chip ID (CID = 82h or 83h or 84h or 85h) to the first byte. If the Chip ID differs, subsequent data is ignored.
- 4. Input the start address to the second byte. The address is automatically incremented.
- 5. Input data to the third and subsequent bytes. Input dummy data in order to read the registers. The dummy data is not written to the registers. To read continuous data, input the necessary number of bytes of dummy data.
- 6. The register values starting from the register address designated by the second byte are output from the SDO pin. The input data is not written, so the actual register values are output.
- 7. Set XCE High to end communication.

Note) When writing data to multiple registers with discontinuous addresses, access to undesired registers can be avoided by repeating the above procedure multiple times.




Serial Communication (Continuous Address)



Serial Communication (Discontinuous Address)

Description of Setting Registers (I²C)

The serial data input order is MSB-first transfer. The table below shows the various data types and descriptions.



Pin connection of serial communication

SLAVE Address

MSB									
0	0	1	1	0	1	0	R/W		

^{*} R/W is data direction bit

R/W


R/W bit	Data direction
0	Write (Master → Sensor)
1	Read (Sensor → Master)

I²C pin description

Symbol	Pin No.	Remarks		
SCL (Common to SCK)	G12	Serial clock input		
SDA (Common to SDI)	E12	Serial data communication		

Register Communication Timing (I²C)


In I²C communication system, communication can be performed excluding during the period when communication is prohibited from the falling edge of XVS to 6H after (1H period). For the registers marked "V" in the item of Reflection timing, when the communication is performed in the communication period shown in the figure below they are reflected by frame reflection timing. For the registers noted "Immediately" in the item of Reflection timing, the settings are reflected when the communication is performed. (For the immediate reflection registers other than STANDBY, REGHOLD, XMSTA, SW_RESET, XVSOUTSEL [1:0] and XHSOUTSEL [1:0], set them in sensor standby state.) Using REG_HOLD function is recommended for register setting using I₂C communication. For REG_HOLD function, see "Register Transmission Setting" in "Description of Functions". About REGHOLD register only, communication period is different than the other registers. For details, see section "Register Hold Settings".



SONY IMX225LQR


Communication Protocol

I²C serial communication supports a 16-bit register address and 8-bit data message type.




Communication Protocol


Data is transferred serially, MSB first in 8-bit units. After each data byte is transferred, A (Acknowledge) / A (Negative Acknowledge) is transferred. Data (SDA) is transferred at the clock (SDL) cycle. SDA can change only while SCL is Low, so the SDA value must be held while SCL is High. The Start condition is defined by SDA changing from High to Low while SCL is High. When the Stop condition is not generated in the previous communication phase and Start condition for the next communication is generated, that Start condition is recognized as a Repeated Start condition.



Start Condition




Stop Condition



Repeated Start Condition

After transfer of each data byte, the Master or the sensor transmits an Acknowledge / Negative Acknowledge and release (does not drive) SDA. When Negative Acknowledge is generated, the Master must immediately generate the Stop Condition and end the communication.




Acknowledge and Negative Acknowledge

Register Write and Read (I²C)

Single Read from Random Location


The sensor has an index function that indicates which address it is focusing on. In reading the data at an optional single address, the Master must set the index value to the address to be read. For this purpose it performs dummy write operation up to the register address. The upper level of the figure below shows the sensor internal index value, and the lower level of the figure shows the SDA I/O data flow. The Master sets the sensor index value to M by designating the sensor slave address with a write request, then designating the address (M). Then, the Master generates the start condition. The Start Condition is generated without generating the Stop Condition, so it becomes the Repeated Start Condition. Next, when the Master sends the slave address with a read request, the sensor outputs an Acknowledge immediately followed by the index address data on SDA. After the Master receives the data,it generates a Negative Acknowledge and the Stop Condition to end the communication



Single Read from Random Location

Single Read from Current Location

After the slave address is transmitted by a write request, that address is designated by the next communication and the index holds that value. In addition, when data read/write is performed, the index is incremented by the subsequent Acknowledge/Negative Acknowledge timing. When the index value is known to indicate the address to be read, sending the slave address with a read request allows the data to be read immediately after Acknowledge. After receiving the data, the Master generates a Negative Acknowledge and the Stop Condition to end the communication, but the index value is incremented, so the data at the next address can be read by sending the slave address with a read request.




Single Read from Current Location



Sequential Read Starting from Random Location


In reading data sequentially, which is starting from an optional address, the Master must set the index value to the start of the addresses to be read. For this purpose, dummy write operation includes the register address setting. The Master sets the sensor index value to M by designating the sensor slave address with a read request, then designating the address (M). Then, the Master generates the Repeated Start Condition. Next, when the Master sends the slave address with a read request, the sensor outputs an Acknowledge followed immediately by the index address data on SDA. When the Master outputs an Acknowledge after it receives the data, the index value inside the sensor is incremented and the data at the next address is output on SDA. This allows the Master to read data sequentially. After reading the necessary data, the Master generates a Negative Acknowledge and the Stop Condition to end the communication.



Sequential Read Starting from Random Location

Sequential Read Starting from Current Location


When the index value is known to indicate the address to be read, sending the slave address with a read request allows the data to be read immediately after the Acknowledge. When the Master outputs an Acknowledge after it receives the data, the index value inside the sensor is incremented and the data at the next address is output on SDA. This allows the Master to read data sequentially. After reading the necessary data, the Master generates a Negative Acknowledge and the Stop Condition to end the communication.



Sequential Read Starting from Current Location

Single Write to Random Location


The Master sets the sensor index value to M by designating the sensor slave address with a write request, and designating the address (M). After that the Master can write the value in the designated register by transmitting the data to be written. After writing the necessary data, the Master generates the Stop Condition to end the communication.



Single Write to Random Location

Sequential Write Starting from Random Location

The Master can write a value to register address M by designating the sensor slave address with a write request, designating the address (M), and then transmitting the data to be written. After the sensor receives the write data, it outputs an Acknowledge and at the same time increments the register address, so the Master can write to the next address simply by continuing to transmit data. After the Master writes the necessary number of bytes, it generates the Stop Condition to end the communication.



Sequential Write Starting from Random Location

Register Map

This sensor has a total of 1020 bytes (255×4) of registers, composed of registers with addresses 00h to FEh that correspond to Chip ID = 02h (write mode) / 82h (read mode), Chip ID = 03h (write mode) / 83h (read mode), Chip ID = 04h (write mode) / 84h (read mode), and Chip ID = 05h (write mode) / 85h (read mode). Use the initial values for empty address. Some registers must be change from the initial values, so the sensor control side should be capable of setting 1020 bytes.

The values must be changed from the default value, so initial setting after reset is required after power-on. There are two different register reflection timing. Values are reflected immediately after writing to register noted as "Immediately", or at the frame reflection register reflection timing described in the item of "Register Communication Timing" in the section of "Setting Registers with Serial Communication" for registers noted as "V" in the Reflection timing column of the Register Map. For the immediate reflection registers other than belows, set them in sensor standby state.

STANDBY REGHOLD XMSTA SW_RESET XVSOUTSEL [1:0] XHSOUTSEL [1:0]

Do not perform communication to addresses not listed in the Register Map. Doing so may result in operation errors. However, other registers that requires communication to address not listed above may be added, so addresses up to FEh should be supported for CID = 02h, 03h, 04h and 05h. (In I2C communication, address; 3000h to 30FEh, 3100h to 31FEh, 3200h to 32FEh, 3300h to 33FEh)

For the register that is writing " * " to the setting value in description (Indicated by red letter), change the value from the default value after the reset.

Registers corresponding to Chip ID = 02h in Write mode. (Read: Chip ID = 82h)

Add	dress		5	D		t value reset	Reflection
4	120	bit	Register name	Description	Ву	Ву	timing
4-wire	I ² C				register	address	
		0	STANDBY	Standby 0: Operating 1: Standby	1h		Immediately
		1		Fixed to "0h"	0h		-
		2		Fixed to "0h"	0h		-
00h	3000h	3		Fixed to "0h"	0h	01h	-
		4		Fixed to "0h"	0h		-
		5		Fixed to "0h"	0h		-
		6		Fixed to "0h"	0h		-
		7		Fixed to "0h"	0h		-
				Register hold			
		0	REGHOLD	(Function not to update V reflection register) 0: Invalid 1: Valid	0h		Immediately
		1		Fixed to "0h"	0h		_
01h	3001h	2		Fixed to "0h"	0h	00h	-
0111		3		Fixed to "0h"	0h	0011	-
		4		Fixed to "0h"	0h		_
		5		Fixed to "0h"	0h	1	_
		6		Fixed to "0h"	0h		-
		7		Fixed to "0h"	0h		-
		0	XMSTA	Setting of master mode operation 0: Master mode operation start 1: Master mode operation stop	1h		Immediately
		1		Fixed to "0h"	0h	=	_
		2		Fixed to "0h"	0h		_
02h	3002h	3		Fixed to "0h"	0h	01h	_
		4		Fixed to "0h"	0h		_
		5		Fixed to "0h"	0h		_
		6		Fixed to "0h"	0h		_
		7		Fixed to "0h"	0h		_
		0	SW_RESET	Software reset 0: Operating 1: Reset	0h		Immediately
		1		Fixed to "0h"	0h	1	_
]		2		Fixed to "0h"	0h		_
03h	3003h	3		Fixed to "0h"	0h	00h	_
]		4		Fixed to "0h"	0h		_
		5		Fixed to "0h"	0h		_
]		6		Fixed to "0h"	0h	1	_
]		7		Fixed to "0h"	0h	-	_
04h	3004h	[7:0]		Fixed to "10h"	10h	10h	<u>-</u>

Address					Default value after reset		Reflection
4-wire	I ² C	bit	Register name	Description	By register	By address	timing
05h	3005h	0	ADBIT	AD conversion bits setting 0: 10 bit, 1: 12 bit	1h	01h	V
		1		Fixed to "0h"	0h		-
		2		Fixed to "0h"	0h		-
		3		Fixed to "0h"	0h		-
		4		Fixed to "0h"	0h		-
		5		Fixed to "0h"	0h		-
		6		Fixed to "0h"	0h		-
		7		Fixed to "0h"	0h		-
06h	3006h	0	MODE [7:0]	Drive made patting	00h	00h	V
		1		Drive mode setting (In WINMODE=1h, Set to value other than			
		2		00h is prohibited)			
		3		00h: All-pixel scan			
		4		22h: Horizontal / Vertical 2×2 binning			
		5		33h: Horizontal / Vertical 1/2 subsampling			
		6		Others: Setting prohibited			
		7		- '			
07h	3007h	0	VREVERSE	Vertical (V) direction readout inversion control 0: Normal, 1: Inverted	0h	- 00h	V
		1	HREVERSE	Horizontal (H) direction readout inversion control 0: Normal, 1: Inverted	0h		V
		2		Fixed to "0h"	0h		-
		3		Fixed to "0h"	0h		-
		4	WINMODE [2:0]	Window mode setting	0h		
				0: Quad VGA 1: HD720p 4: Window cropping from Quad VGA			V
		6					
		7		Fixed to "0h"	0h		-
08h	3008h	[7:0]		Fixed to "00h"	00h	00h	-
	3009h	1	FRSEL [1:0]	Frame rate (Data rate) setting For details, see the register setting list in each operation mode.	1h	01h	٧
		2		Fixed to "0h"	0h		-
		3		Fixed to "0h"	0h		-
09h			FDG_SEL	Conversion gain switching 0: LCG Mode 1: HCG Mode	0h		V
		5		Fixed to "0h"	0h		-
		6		Fixed to "0h"	0h		-
		7		Fixed to "0h"	0h		-

Add	Iress		D	5	Defaul after	t value reset	Reflection
4-wire	I ² C	bit	Register name	Description	Ву	Ву	timing
1 WII 0	. 0				register	address	
		0		LSB			
		1					
		2					
0Ah	300Ah	3	DL KLEVEL [0:0]	District of the standard settings	0F0h	F0h	
		4	BLKLEVEL [8:0]	Black level offset value setting	urun		V
		5					
		6					
		7		MSB			
		0 1		Fixed to "0h"	0h		
		2		Fixed to "0h"	0h		-
		3		Fixed to "0h"	0h		-
0Bh	300Bh	4		Fixed to "0h"	0h	00h	-
		5		Fixed to "0h"	0h		-
		6		Fixed to "0h"	0h		-
		7		Fixed to "0h"	0h		-
0Ch	300Ch	[7:0]		Fixed to "00h"	00h	00h	-
0Dh	300Dh	[7:0]		Fixed to "00h"	00h	00h	-
0Eh	300Eh	[7:0]		Fixed to "01h"	01h	01h	-
0Fh	300Fh	[7:0]		Set to "00h" *	01h	01h	-
10h	3010h	[7:0]		Fixed to "01h"	01h	01h	-
11h	3011h	[7:0]		Fixed to "00h"	00h	00h	-
12h	3012h	[7:0]		Set to "2Ch" *	F0h	F0h	-
13h	3013h	[7:0]		Set to "01h" *	00h	00h	-
		0		LSB			
		1					
		2					
		3					
14h	3014h	4	0.4.14.10.03	Gain setting	0001	00h	
		5	GAIN [9:0]	(0.0 dB to 72.0 dB / 0.1 dB step)	000h		V
		6		. ,			
		7					
		0					
		1		MSB			
		2		Fixed to "0h"	0h		-
155	20455	3		Fixed to "0h"	0h	006	-
15h	3015h	4		Fixed to "0h"	0h	00h	-
		5		Fixed to "0h"	0h		-
		6		Fixed to "0h"	0h		-
		7		Fixed to "0h"	0h		-
16h	3016h	[7:0]		Fixed to "08h"	08h	08h	-
17h	3017h	[7:0]		Fixed to "00h"	00h	00h	-

Add	lress			Description	Defaul after	t value reset	Reflection
4-wire	I ² C	bit	Register name	By register	By address	timing	
18h	3018h	0 1 2 3 4 5 6		Uhen sensor master mode vertical span setting. (Number of operation lines count	-	4Ch	
19h	3019h	0 1 2 3 4 5 6	VMAX [16:0]	from 1) For details, see the item of "Slave Mode and Master Mode" in the section of "Description of Various Functions"	0044Ch	04h	V
		0		MSB Fixed to "0h"	0h		-
	301Ah	2		Fixed to "0h"	0h		-
1Ah		3		Fixed to "0h"	0h	00h	-
		4		Fixed to "0h"	0h		-
		5		Fixed to "0h"	0h		-
		6		Fixed to "0h"	0h		-
		7 0 1		Fixed to "0h" LSB	0h		-
1Bh	301Bh	2 3 4 5 6 7	HMAX [13:0]	When sensor master mode horizontal span setting. (Number of operation clocks count from 1) For details, see the item of "Slave Mode	1194h	94h	V
1Ch	301Ch	0 1 2 3 4		and Master Mode" in the section of "Description of Various Functions"		11h	
		5		MSB			
		6		Fixed to "0h"	0h		-
		7		Fixed to "0h"	0h		-
1Dh	301Dh	[7:0]		Set to "C2h" *	B2h	B2h	-
1Eh	301Eh			Fixed to "01h"	01h	01h	-
1Fh	301Fh	[7:0]		Fixed to "00h"	00h	00h	-

Add	Iress						Reflection
4-wire	I ² C	bit	Register name	Description	By register	Ву	timing
		0		LSB	register	addiess	
		1					
		2					
001	00001	3				ooh ooh ooh ooh	
20h	3020h	4				oon	
		5					
		6					
		7		Storage time adjustment			
		0	SHS1 [16:0]	Designated in line units.	00000h	00h	V
		1		Boolghatod III IIII o ariito.			
		2					
21h	3021h	3					
		4					
		5					
		6					
		7		MSB			
		1		Fixed to "0h"	0h		-
		2		Fixed to "0h"	0h		-
		3		Fixed to "0h"	0h		_
22h	3022h	4		Fixed to "0h"	0h	00h	_
		5		Fixed to "0h"	0h		-
		6		Fixed to "0h"	0h		-
		7		Fixed to "0h"	0h		-
23h	3023h	[7:0]					
to	to	to		Reserved	-	-	-
35h	3035h	[7:0]					
		0		LSB			
		1	W/WW// OB [4:0]	In window cropping mode	10h		
		2	WINWV_OB [4:0]	Cropping size designation (Vertical direction effective OB)	10h	10h	
36h	3036h	3		MSB			V
		5		Fixed to "0h"	0h		
		6		Fixed to "0h"	0h		
		7		Fixed to "0h"	0h		
37h	3037h	[7:0]		Fixed to "00h"	00h	00h	-
		0		LSB			
		1					
		2					
38h	3038h	3		In window cropping mode		00h	
3011	303611	4	WINPV [9:0]	Designation of upper left coordinate for	000h	JUH	V
		5	VVIIVI V [3.0]	cropping position (Vertical position)	00011		٧
		6		o. opping position (vortical position)			
		7					
		0					
		1		MSB	01		
		2		Fixed to "Oh"	0h		-
39h	3039h	3		Fixed to "0h"	0h	00h	-
		4		Fixed to "0h" Fixed to "0h"	0h 0h		-
		5 6		Fixed to "0h"	Oh		-
		7		Fixed to "0h"	0h		-
		,		וואסט נט טוו	UII		

Add	dress				Defaul after		Reflection
4-wire	I ² C	bit	Register name	Description	Ву	Ву	timing
		0		LSB	register	address	
		1					
		2					
3Ah	20246	3		In window grapping made		reset	
SAII	303Ah	4	WINWV [9:0]	In window cropping mode Cropping size designation	3D1h		V
		5	VVIIVVV [3.0]	(Vertical direction	30111		V
		6		(Vortical all collot)			
		7					
		0		MOD			
		1		MSB	Ol-		
		2		Fixed to "0h" Fixed to "0h"	0h 0h		-
3Bh	303Bh	3		Fixed to "0h"	Oh	03h	-
		5		Fixed to "0h"	0h		-
		6		Fixed to "0h"	0h		-
		7		Fixed to "0h"	0h		
		0		LSB	011		
		1					
		2					
		3				0.01	
3Ch	303Ch	4		In window cropping mode		00h	
		5	WINPH [10:0]	Designation of upper left coordinate for	000h		V
		6		cropping position (horizontal position) Set to become the multiple of four			
		7		Set to become the manple of rour			
		0					
		1					
		2		MSB			
3Dh	303Dh	3		Fixed to "0h"	0h	00h	-
		4		Fixed to "0h"	0h		-
		5		Fixed to "0h" Fixed to "0h"	0h		-
		6 7		Fixed to "0h"	0h 0h		-
		0		LSB	UII		-
		1		LOD			
		2					
		3					
3Eh	303Eh	4		In window cropping mode		1Ch	
		5	WINWH [10:0]	Cropping size designation	51Ch		V
		6		(horizontal direction) Set to become the multiple of four			
		7		Set to become the multiple of four			
		0					
		1					
		2		MSB			
3Fh	303Fh	3		Fixed to "0h"	0h	05h	-
]		4		Fixed to "0h"	0h		-
		5		Fixed to "Oh"	0h		-
		6 7		Fixed to "Oh"	0h		-
405	401 22 22			Fixed to "0h"	0h		-
40h to	3040h to	[7:0] to		Reserved	_		
43h	3043h						

Add	lress					t value reset	Reflection
4-wire	I ² C	bit	Register name	Description	By register	By address	timing
		0	ODBIT	Number of output bit setting 0: 10 bit, 1: 12 bit * In CSI-2 mode (OMODE = Low), Fixed to "1h".	1h	444.000	Immediately
		1		Fixed to "0h"	0h		-
		2		Fixed to "0h"	0h		-
		3		Fixed to "0h"	0h		_
44h	3044h	4	OPORTSEL [3:0]	Output interface selection (In CSI-2, don't care. CSI-2 Interface will be selected by ChipID: 05h register.)		01h	
		6	OPORTSEL [3:0]	0h: Parallel CMOS SDR Ch: LVDS 1ch Dh: LVDS 2ch Eh: LVDS 4ch	0h		Immediately
		7		Others: Setting prohibited			
45h	3045h	[7:0]		Fixed to "01h"	01h	01h	_
7011	00-1011	0		Fixed to "0h"	0h	0111	_
		1		Fixed to "0h"	0h		_
		2		Fixed to "0h"	0h		_
		3		Fixed to "0h"	0h		_
46h	3046h			XVS pulse width setting in master mode.	011	00h	
		5	XVSLNG [1:0]	(In slave mode, setting is invalid.)	0h		Immediately
				0: 1H, 1: 2H, 2: 4H, 3: 8H Fixed to "0h"	0h		
		6 7		Fixed to "0h"	0h		-
		0		Fixed to "0h"	Oh		-
				Fixed to "0h"	0h		-
		1		Fixed to "0h"	0h		-
		2		Fixed to "1h"	1h		-
17h	20.47h	3			III	08h	-
47h	3047h	5	XHSLNG [1:0]	XHS pulse width setting in master mode. (In slave mode, setting is invalid.)	0h	UOII	Immediately
				0: Min. to 3: Max.	01		
		6		Fixed to "0h"	Oh		-
40:	00.45	7		Fixed to "0h"	0h	001	-
48h	3048h	[7:0]		Fixed to "00h"	00h	00h	-
		0	XVSOUTSEL [1:0]	XVS pin setting in master mode 0: Fixed to High	0h		Immediately
		1		2: VSYNC output Others: Setting prohibited			
49h	3049h	2		XHS pin setting in master mode 0: Fixed to High	0h	00h	Immediately
4311	304311	3	7.1.10001011[1.0]	2: HSYNC output Others: Setting prohibited	U 11	0011	Culately
		4		Fixed to "0h"	0h		-
		5		Fixed to "0h"	0h		
		6		Fixed to "0h"	0h		-
		7		Fixed to "0h"	0h		-

Add	dress		D	5		t value reset	Reflection
4-wire	I ² C	bit	Register name	Description	By register	By address	timing
4Ah	304Ah	[7:0]					
to	to	to		Reserved	-	-	-
53h	3053h	[7:0]					
54h	3054h			CMOS / LVDS output: Fixed to "67h" CSI2 output: Set to "66h"	67h	67h	Immediately
55h	3055h	[7:0]					
to	to	to		Reserved	-	-	-
5Bh	305Bh		1110140514				
5Ch	305Ch		INCKSEL1	The value is set according to INCK.	2Ch	2Ch	Immediately
5Dh	305Dh		INCKSEL2	The value is set according to INCK.	10h	10h	Immediately
5Eh	305Eh		INCKSEL3	The value is set according to INCK.	2Ch	2Ch	Immediately
5Fh	305Fh		INCKSEL4	The value is set according to INCK.	10h	10h	Immediately
60h	3060h	[7:0]					
to	to	to		Reserved	-	-	-
6Fh	306Fh			0	241	2.11	
70h	3070h			Set to "02h" *	01h	01h	Immediately
71h	3071h	[7:0]		Set to "01h" *	00h	00h	Immediately
72h	3072h	[7:0]					
to	to	to		Reserved	-	-	-
9Dh	309Dh			0.44. "001." *	001	001	
9Eh	309Eh			Set to "22h" *	20h	20h	Immediately
9Fh	309Fh	[7:0]					
to	to	to		Reserved	-	-	-
A4h	30A4h			O-4.4- "FDL" *	0.41-	0.41-	
A5h	30A5h			Set to "FBh" *	2Ah	2Ah	Immediately
A6h	30A6h	[7:0]		Set to "02h" *	00h	00h	Immediately
A7h	30A7h	[7:0]		Decembed			
to	to	to		Reserved	-	-	-
B2h	30B2h			Set to "FFh" *	7 C b	7 C b	January C. C. C.
B3h	30B3h			Set to "01h" *	7Fh	7Fh 02h	Immediately
B4h	30B4h			Set to "42h" *	02h 41h	02n 41h	Immediately
B5h	30B5h			Set 10 4211	4111	4111	Immediately
B6h	30B6h	[7:0] to		Reserved			
to C1h	to			INCOCIVEU	_		-
C2h	30C1h 30C2h	[7:0] [7:0]		Set to "01h" *	03h	03h	Immodiatel:
C2h	3060h	[7:0]		OCCIO OTII	USIT	USIT	Immediately
to	to	to		Reserved	_	_	
FEh	30FEh			Treserved			•
1 211	301 EII	[7.0]					

Registers corresponding to Chip ID = 03h in Write mode. (Read: Chip ID = 83h)

Add	Address				Defaul after	Reflection		
4-wire	I ² C	bit	Register name	Description	By register	By address	timing	
00h to 0Eh	3100h to 310Eh	[7:0] to [7:0]		Reserved	-	-	-	
0Fh	310Fh			Set to "0Fh" *	16h	16h	Immediately	
10h	3110h	[7:0]		Set to "0Eh" *	16h	16h	Immediately	
11h	3111h	[7:0]		Set to "E7h" *	00h	00h	Immediately	
12h	3112h	[7:0]		Set to "9Ch" *	00h	00h	Immediately	
13h	3113h	[7:0]		Set to "83h" *	00h	00h	Immediately	
14h	3114h	[7:0]		Set to "10h" *	00h	00h	Immediately	
15h	3115h	[7:0]		Set to "42h" *	00h	00h	Immediately	
16h to 27h	to	[7:0] to [7:0]		Reserved	-	-	-	
28h	3128h	[7:0]		Set to "1Eh" *	00h	00h	Immediately	
29h to 43h	3129h to 3143h	[7:0] to [7:0]		Reserved	•	•	•	
44h	3144h	[7:0]		Set to "07h" *	07h	07h	Immediately	
45h to ECh	3145h to 31ECh	[7:0] to [7:0]		Reserved	-	-	-	
EDh	31EDh			Set to "38h" *	0Eh	0Eh	Immediately	
EFh to FEh		[7:0] to		Reserved	-	-	-	

Registers corresponding to Chip ID = 04h in Write mode. (Read: Chip ID = 84h)

Add	Iress					t value reset	Reflection
	.2 -	bit	Register name	Description	Ву	Ву	timing
4-wire	I ² C				register	address	9
00h	3200h	[7:0]			3		
to	to	to		Reserved	-	-	-
0Bh	320Bh	[7:0]					
0Ch	320Ch	[7:0]		Set to "CFh" *	D4h	D4h	Immediately
0Dh	320Dh	[7:0]					
to	to	to		Reserved	-	-	-
4Bh	324Bh	[7:0]					
4Ch	324Ch	[7:0]		Set to "40h" *	D0h	D0h	Immediately
4Dh	324Dh	[7:0]		Set to "03h" *	01h	01h	Immediately
4Eh	324Eh	[7:0]					
to	to	to		Reserved	-	-	-
60h	3260h	[7:0]					
61h	3261h	[7:0]		Set to "E0h" *	70h	70h	Immediately
62h	3262h	[7:0]		Set to "02h" *	01h	01h	Immediately
63h	3263h	[7:0]					
to	to	to		Reserved	-	-	-
6Dh	326Dh	[7:0]					
6Eh	326Eh	[7:0]		Set to "2Fh" *	18h	18h	Immediately
6Fh	326Fh	[7:0]		Set to "30h" *	C0h	C0h	Immediately
70h	3270h	[7:0]		Set to "03h" *	01h	01h	Immediately
71h	3263h	[7:0]					
to	to	to		Reserved	-	-	-
97h	326Dh	[7:0]					
98h	3298h	[7:0]		Set to "00h" *	40h	40h	Immediately
99h	3299h	[7:0]		Reserved	•	1	-
9Ah	329Ah	[7:0]		Set to "12h" *	E0h	E0h	Immediately
9Bh	329Bh	[7:0]		Set to "E1h" *	C0h	C0h	Immediately
9Ch	329Ch	[7:0]		Set to "0Ch" *	0Dh	0Dh	Immediately
9Dh	329Dh	[7:0]					
to	to	to		Reserved	-	-	-
FEh	32FEh	[7:0]					

Registers corresponding to Chip ID = 05h in Write mode. (Read: Chip ID = 85h) * These registers are set in CSI-2 interface only.

Add	lress				Defaul after		Reflection
	4-wire I ² C		Register name	Description	By	By	timing
4-wire	I ² C				register	address	umig
00h	3300h	[7:0]					
to	to	~		Reserved	-	-	-
43h	3343h	[7:0]					
		0		Fixed to "0h"	0h		-
		1		Fixed to "0h"	0h		-
		2		Fixed to "0h"	0h		-
44h	3344h	3		Fixed to "0h"	0h	20h	-
7-711	004411	4	REPETITION [1:0]	* Refer to "Output signal Interface Control"	2h	2011	Immediately
		5	1121 21111011 [110]	section.			Ininiodiatory
		6		Fixed to "0h"	0h		-
		7		Fixed to "0h"	0h		-
45h	3345h	[7:0]		Fixed to "00h"	00h	00h	-
		0	PHYSICAL_LANE _NUM [1:0]	Physically connect the Lane number	3h		Immediately
		2		Fixed to "0h"	0h		-
401	00.405	3		Fixed to "0h"	0h	004	-
46h	3346h	4		Fixed to "0h"	0h	03h	-
		5		Fixed to "0h"	0h		-
		6		Fixed to "0h"	0h		-
		7		Fixed to "0h"	0h		-
47h	3347h	[7:0]					
to	to	~		Reserved	-	-	-
52h	3352h	[7:0]					
		0		LSB			
		1					
		2		Vertical (V) direction OB width setting. *	0Eh		Immediately
53h	3353h	3	OB_012L_v	Refer to each operating setting.	OLII	0Eh	Illinediately
0011	000011	4				OLII	
		5		MSB			
		6		Fixed to "0h"	0h		-
		7		Fixed to "0h"	0h		-
47h	3347h	[7:0]					
to	to	~		Reserved	-	-	-
52h	3352h			1.00			
		0		LSB			
		1					
		2					
57h	3357h	3				D1h	
		4					
		5	DIO 017E 1/146 63	Vertical (V) direction effective pixel width	0054		
			PIC_SIZE_V [12:0]	setting. * Refer to each operating setting.	03D1h		Immediately
		7					
		0					
		1					
		2					
58h	3358h	3		MOD		03h	
		4		MSB	0,		
		5		Fixed to "0h"	0h		-
		6		Fixed to "0h"	0h		-
		7		Fixed to "0h"	0h		-



A-wire I^2C bit Register name Description Description By register By r	
4-wire	ress
59h 3359h [7:0] to to ~ 6Ah 336Ah [7:0] 6Bh 336Bh [7:0] THSEXIT Global timing setting 27h 27 6Ch 336Ch [7:0] TCLKPRE Global timing setting 1Fh 1F 6Dh 336Dh [7:0] TOLKPRE Global timing setting 1Fh 1Fh	
to to ~ Reserved -	
6Ah 336Ah [7:0] Column 1 Column 2 Column	
6Bh 336Bh [7:0] THSEXIT Global timing setting 27h 27 6Ch 336Ch [7:0] TCLKPRE Global timing setting 1Fh 1F 6Dh 336Dh [7:0] TCLKPRE TCLKPRE 1Fh 1Fh	
6Ch 336Ch [7:0] TCLKPRE Global timing setting 1Fh 1F 6Dh 336Dh [7:0] 1Fh 1Fh 1Fh	
6Dh 336Dh [7:0]	h Immediately
	11 Immodiatory
10 10	_ _
7Ch 337Ch [7:0]	
LSB	
7Dh 337Dh [7:0] CSI_DT_FMT DAMAG, GAGAL / DAMAG, GGGCL GGGCL	Ch
[15:0] RAW10: 0A0An / RAW12: 0C0Cn 0C0Cn	Immediately
7Eh 337Eh [7:0] 17:03 MSB 00	Ch
Lane number setting	
CSI_LANE_MODE 0.11 and 1.21 and 3.41 and 3.41	Immediately
[1:0] Setting prohibited	
2 Fixed to "0h" Oh	-
7Fh 337Fh 3 Fixed to "0h" 0h 03	3h -
4 Fixed to "0h" Oh	-
5 Fixed to "0h" Oh	-
6 Fixed to "0h" Oh	-
7 Fixed to "0h" Oh	-
LSB	
80h 3380h [7:0] Master clock frequency 00)h
INCK_FREQ1 1B00h: INCK = 27 MHz	
[15:0] 3600n: INCK = 54 MHZ 3600n	Immediately
2520n: INCK = 37.125 MHz	
81h 3381h [7:0] 4A40h: INCK = 74.25MHz 36	3h
MSB	
82h 3382h [7:0] TCLKPOST Global timing setting 57h 57	7h Immediately
83h 3383h [7:0] THSPREPARE Global timing setting 0Fh 0F	
84h 3384h [7:0] THSZERO Global timing setting 27h 27	
85h 3385h [7:0] THSTRAIL Global timing setting 0Fh 0F	
86h 3386h [7:0] TCLKTRAIL Global timing setting 0Fh 0F	
87h 3387h [7:0] TCLKPREPARE Global timing setting 07h 07	
	7h Immediately
	h Immediately
	Oh -
	Oh -
	Oh -
LSB	 .
Master clock frequency	
8Dh 338Dh [7:0] 13Dh: INCK = 27 MHz	7h
	Immodiately
[10:0] [10:0] 1B4h: INCK = 37.125 MHz	Immediately
[2:0] 367h: INCK = 74.25MHz	
8Eh 338Eh MSB 03	3h
	~
[7:3] Fixed to "00h" 00h	-
8Fh 338Fh [7:0]	
to to to Reserved	
FEh 33FEh [7:0]	

Readout Drive mode

The table below lists the operating modes available with this sensor. (N/A: Not supported mode)

			AD	Outrast	F			D	ata rate			
Window	Mode	INCK	conversion	Output bit width	Frame rate	Parallel		Serial LVD		CSI-2		
		[MHz]	[bit]	[bit]	[frame/s]	CMOS		[Mbps/ch]			√lbps/Land	_
						[Mpixel/s]	1 ch	2ch	4 ch	1 Lane	2 Lane	4 Lane
	All pixel	27 54	10/12	10/12	30 / 25	74.25	594	297	148.5	594	297	148.5
	All pixel	37.125 74.25	10/12	10/12	60 / 50	N/A	N/A	594	297	N/A	594	297
	2×2	27 54	10	12	30 / 25	18.5625	148.5	74.25	37.125	N/A	N/A	N/A
Quad	binning	37.125 74.25	10	12	60 / 50	N/A	N/A	148.5	74.25	N/A	N/A	N/A
VGA	1/2	27 54	10/12	10/12	60 / 50	37.125	297	148.5	74.25	N/A	N/A	N/A
	subsampling	37.125 74.25	10/12	10/12	120 / 100	N/A	N/A	297	148.5	N/A	N/A	N/A
	Window	27 54	10/12	10/12	*1	74.25	594	297	148.5	594	297	148.5
	cropping	37.125 74.25	10/12	10/12	*2	N/A	N/A	594	297	N/A	594	297
UD720n	All pivol	37.125	10/12	10/12	30	37.125	594	297	148.5	594	297	148.5
HD720p	All-pixel	74.25	10/12	10/12	60	74.25	N/A	594	297	N/A	594	297

^{*1:} FRSEL = 2h

^{*2:} FRSEL = 1h

			Frame	Reco pix	rding els	٦	Total numb	er of pixel	S	
Window	Mode	INCK	rate				H [pixels]			1H period
vviridow	Mode	[MHz]		Н	V	CMOS	LVDS	LVDS	V	[µs]
			[frame/s]	[pixels]	[lines]	(10bit/	CSI-2	CSI-2	[lines]	
						12bit)	(10bit)	(12bit)		
		27	25			2250			1320	20.202
	All pivol	54	30	1200	060	2250	1000	1500	1100	30.303
	All-pixel	37.125	50	1280	960	N/A	1800	1500	1320	15.152
		74.25	60			N/A			1100	15.152
	2×2 binning	27	25			1125		750	660	CO COC
		54	30	640	480	1125	N/A		550	60.606
		37.125	50		400	N/A	IN/A	750	660	20.202
Quad		74.25	60			N/A			550	30.303
VGA		27	50			1125			660	30.303
	1/2	54	60	640	480	1125	900	750	550	30.303
	subsampling	37.125	100	040	400	N/A	900	730	660	15.152
		74.25	120			N/A			550	13.132
		27	*1			2250				30.303
	Window	54		*3	*3		1800	1500	*4	00.000
	cropping	37.125	*2	5		N/A	1000	1000		15.152
		74.25								
HD720p	All-pixel	All-pixel 37.125	30	1280	720	1650	2640	2200	750	44.444
. 15720β	7 III PIAOI	74.25	60	1200	, 20	1000	2010	2200	700	22.222


^{*1:} FRSEL = 2h

^{*2:} FRSEL = 1h

^{*3:} Arbitrary value that was designated to cropping area *4: Please refer to description of window cropping mode

Sync code (Parallel CMOS output / Serial LVDS output)

The sync code is added immediately before and after "dummy signal + OB signal + effective pixel data" and then output. The sync code is output in order of 1st, 2nd, 3rd and 4th. The fixed value is output for 1st to 3rd. (BLK: Blanking period)



Sync Code Output Timing

List of Sync Code

Compando	1st o	ode	2nd	code	3rd o	code	4th code		
Sync code	10bit	12bit	10bit	12bit	10bit	12bit	10bit	12bit	
SAV(Valid line)	3FFh	FFFh	000h	000h	000h	000h	200h	800h	
EAV(Valid line)	3FFh	FFFh	000h	000h	000h	000h	274h	9D0h	
SAV(Invalid line)	3FFh	FFFh	000h	000h	000h	000h	2ACh	AB0h	
EAV(Invalid line)	3FFh	FFFh	000h	000h	000h	000h	2D8h	B60h	

- (Note 1) 10 bit is the value output to the DLOP/M [B:F] when the register ODBIT = 0 in parallel output.
- (Note 2) 12 bit is the value output to the DLOP/M [A:F] when the register ODBIT = 1 in parallel output.
- (Note 3) They are output to each channel seriously in MSB first when low-voltage LVDS serial. For details, see the item of "Signal output" and "Output pin setting".

Sync Code Output Timing

The sensor output signal passes through the internal circuits and is output with a latency time (system delay) relative to the horizontal sync signal. This system delay value is undefined for each line, so refer to the sync codes output from the sensor and perform synchronization.



Image Data Output Format (CSI-2 output)


Frame Format

Each line of each image frame is output like the General Frame Format of CSI-2. The settings for each packet header are shown below.

DATA Type

Header [5:0]	Name	Setting register (I ² C)	Description		
00h	Frame Start Code	N/A	FS		
01h	Frame End Code	N/A	FE		
10h	NULL	N/A	Invalid data		
12h	Embedded Data	N/A	Embedded data		
2Bh	RAW10	Address: 7Dh, 7Eh (337Dh, 337Eh)	0A0Ah		
2Ch	RAW12	CSI_DT_FMT [15:0]	0C0Ch		
37h	OB Data	N/A	Vertical OB line data		


Frame Structure



Frame Structure of CSI-2 output

Embedded Data Line

The Embedded data line is output in a line following the sync code FS.



The end of the address and the register value is determined according to the tags embedded in the data.

Embedded Data Line Tag

Tag	Data Byte Description
00h	Illegal Tag. If found treat as end of Data.
07h	End of Data.
AAh	CCI Register Index MSB [15:8]
A5h	CCI Register Index LSB [7:0]
5Ah	Auto increment the CCI index after the data byte – valid data
O7	Data byte contains valid CCI register data.
	Auto increment the CCI index after the data byte – null data
55h	A CCI register does not exist for the current CCI index.
	The data byte value is the 07h.
FFh	Illegal Tag. If found treat as end of Data.

SONY

Specific output examples are shown below. (4-wire: Chip ID = 05h)

Pixel		ress EX]	Data Byte Description	Value
	4-wire	I ² C	, , ,	
1	-		Data Format	0Ah
2				AAh
3			CCI Register Index MSB [15:8]	33h
4				A5h
5			CCI Register Index LSB [7:0]	95h
6				5Ah
7	95h	3395h		00h
8			REGHOLD value	5Ah
9	96h	3396h	TCGTIOLD value	[0]*
10				5Ah
11	97h	3397h	Fixed to "00h"	00h
12				5Ah
13	98h	3398h	Fixed to "00h"	00h
14				5Ah
15	99h	3399h	Fixed to "24h"	24h
16				5Ah
17	9Ah	339Ah	Fixed to "02h"	02h
18				5Ah
19	9Bh	339Bh	Fixed to "01h"	01h
20				5Ah
21	9Ch	339Ch	Fixed to "01h"	01h
22			Frame count	5Ah
23	9Dh	339Dh	Traine Count	[7:0]*
24				5Ah
25	9Eh	339Eh	Fixed to "01h"	01h
26				5Ah
27	9Fh	339Fh	Black level setting value	[7:0]*
28			Black level setting value	5Ah
29	A0h	33A0h		[15:8]*
30			Data format	5Ah
31	A1h	33A1h	RAW 10: 0A0Ah	[7:0]*
32			RAW12: 0C0Ch	5Ah
33	A2h	33A2h		[15:8]*
34				5Ah
35	A3h	33A3h	Fixed to "00h"	00h
36				5Ah
37	A4h	33A4h	Fixed to "00h"	00h
38				5Ah
39	A5h	33A5h	Fixed to "00h"	00h
40				5Ah
41	A6h	33A6h	Fixed to "F0h"	F0h
42				5Ah
43	A7h	33A7h	Fixed to "00h"	00h
44				5Ah
45	A8h	33A8h	Fixed to "01h"	01h
46				5Ah
47	A9h	33A9h	Fixed to "00h"	00h
48				5Ah
49	AAh	33AAh	Fixed to "00h"	00h
50				5Ah
51	ABh	33ABh	Fixed to "00h"	00h
52				5Ah
53	ACh	33ACh	Fixed to "00h"	00h

	Add	ress		
Pixel		ΞX]	Data Byte Description	Value
	4-wire	I ² C		
54				5Ah
55	ADh	33ADh	Fixed to "F0h"	F0h
56				5Ah
57	AEh	33AEh	Fixed to "00h"	00h
58				5Ah
59	AFh	33AFh	Fixed to "01h"	01h
60				5Ah
61	B0h	33B0h	Fixed to "00h"	00h
62				5Ah
63	B1h	33B1h	Fixed to "F0h"	F0h
64				5Ah
65	B2h	33B2h	Fixed to "00h"	00h
66				5Ah
67	B3h	33B3h	Gain Setting Value	[7:0]*
68			Gain Setting value	5Ah
69	B4h	33B4h		[15:8]*
70				5Ah
71	B5h	33B5h	Shutter cetting value	[7:0]*
72			Shutter setting value	5Ah
73	B6h	33B6h		[15:8]*
74				5Ah
75	B7h	33B7h	Fixed to "00h"	00h
76				5Ah
77	B8h	33B8h	Fixed to "00h"	00h
78				5Ah
79	B9h	33B9h	Fixed to "00h"	00h
80				5Ah
81	BAh	33BAh	Fixed to "00h"	00h
82				5Ah
83	BBh	33BBh	Fixed to "00h"	00h
84				5Ah
85	BCh	33BCh	Fixed to "00h"	00h
86				5Ah
87	BDh	33BDh	Fixed to "00h"	00h
88				5Ah
89	BEh	33BEh	Fixed to "00h"	00h
90				5Ah
91	BFh	33BFh	Fixed to "00h"	00h
92				5Ah
93	C0h	33C0h	Fixed to "00h"	00h
94				5Ah
95	C1h	33C1h	Fixed to "00h"	00h
96				5Ah
97	C2h	33C2h	Fixed to "00h"	00h
98				5Ah
99	C3h	33C3h	Fixed to "00h"	00h
100				5Ah
101	C4h	33C4h	Fixed to "00h"	00h
102				5Ah
103	C5h	33C5h	Fixed to "00h"	00h
104				5Ah
105	C6h	33C6h	Fixed to "00h"	00h
106	3011	233011		5Ah
107	C7h	33C7h	Fixed to "00h"	00h
107	0/11	550711	I IAGU TO TOTA	JUIT

	Add	ress		
Pixel	[HI	EX]	Data Byte Description	Value
	4-wire	I ² C		
108				5Ah
109	C8h	33C8h	Fixed to "00h"	00h
110				5Ah
111	C9h	33C9h		[7:0]*
112			Vertical line value	5Ah
113	CAh	33CAh	(VMAX)	[15:8]*
114				5Ah
115	CBh	33CBh		[23:16]*
116				5Ah
117	CCh	33CCh	Horizontal clock value	[7:0]*
118			(HMAX)	5Ah
119	CDh	33CDh		[15:8]*
20				5Ah
121	CEh	33CEh	Fixed to "00h"	00h
122				5Ah
123	CFh	33CFh	Fixed to "00h"	00h
124				5Ah
125	D0h	33D0h	Fixed to "00h"	00h
126				5Ah
127	D1h	33D1h	Fixed to "00h"	00h
128				5Ah
129	D2h	33D2h	Fixed to "9Bh"	9Bh
130				5Ah
131	D3h	33D3h	Fixed to "07h"	07h
132				5Ah
133	D4h	33D4h	Fixed to "C8h"	C8h
134				5Ah
135	D5h	33D5h	Fixed to "04h"	04h
136				5Ah
137	D6h	33D6h	Fixed to "9Ch"	9Ch
138				5Ah
139	D7h	33D7h	Fixed to "07h"	07h
140				5Ah
141	D8h	33D8h	Fixed to "C9h"	C9h
142				5Ah
143	D9h	33D9h	Fixed to "04h"	04h
144				5Ah
145	DAh	33DAh	Fixed to "00h"	00h
146				5Ah
147	DBh	33DBh	Fixed to "00h"	00h
148				5Ah
149	DCh	33DCh	Fixed to "00h"	00h
150				5Ah
151	DDh	33DDh	Fixed to "00h"	00h
152				5Ah
153	DEh	33DEh	Fixed to "00h"	00h
154				5Ah
155	DFh	33DFh	Fixed to "00h"	00h
156				5Ah
157	E0h	33E0h	Fixed to "1Bh"	1Bh
158				5Ah
159	E1h	33E1h	Fixed to "05h"	05h
160				5Ah
161	E2h	33E2h	Fixed to "D0h"	D0h

Address							
Pixel	[H	ΞX]	Data Byte Description	Value			
	4-wire	I ² C					
162				5Ah			
163	E3h	33E3h	Fixed to "03h"	03h			
164				5Ah			
165	E4h	33E4h	Fixed to "7Ch"	7Ch			
166				5Ah			
167	E5h	33E5h	Fixed to "01h"	01h			
168				5Ah			
169	E6h	33E6h	Fixed to "31h"	31h			
170				5Ah			
171	E7h	33E7h	Fixed to "01h"	01h			
172				5Ah			
173	E8h	33E8h	Fixed to "1Ch"	1Ch			
174				5Ah			
175	E9h	33E9h	Fixed to "05h"	05h			
176				5Ah			
177	EAh	33EAh	Fixed to "D1h"	D1h			
178				5Ah			
179	EBh	33EBh	Fixed to "03h"	03h			
180				5Ah			
181	ECh	33ECh	Fixed to "01h"	01h			
182			Number of lane	5Ah			
183	EDh	33EDh	Transcr of faire	[1:0]*			
184				5Ah			
185	EEh	33EEh	Fixed to "00h"	00h			
186				5Ah			
187	EFh	33EFh	Fixed to "00h"	00h			
188				5Ah			
189	F0h	33F0h	Fixed to "0Bh"	0Bh			
190				5Ah			
191	F1h	33F1h	Fixed to "00h"	00h			
192				5Ah			
193	F2h	33F2h	Fixed to "0Ch"	0Ch			
194				5Ah			
195	F3h	33F3h	Fixed to "00h"	00h			
196				5Ah			
197	F4h	33F4h	Fixed to "00h"	00h			
198		00=-	E. 14 #001"	5Ah			
199	F5h	33F5h	Fixed to "00h"	00h			
200	F0'	0050	F	5Ah			
201	F6h	33F6h	Fixed to "0Fh"	0Fh			
202	,	00==:	[5]	5Ah			
203	F7h	33F7h	Fixed to "00h"	00h			
204	F0'	0050	F	5Ah			
205	F8h	33F8h	Fixed to "06h"	06h			
206	- c.	0055	E: 14 #001 "	5Ah			
207	F9h	33F9h	Fixed to "00h"	00h			
208		0051	Fired to #40b#	5Ah			
209	FAh	33FAh	Fixed to "10h"	10h			
210	FC:	00551	[5]	5Ah			
211	FBh	33FBh	Fixed to "00h"	00h			
212				07h			
213				07h			
214				07h			

^{*} The value that shown in Data Byte Description is output.

Image Data Output Format


All-pixel scan mode (Quad VGA)

Add	ress			Initial	CMOS	L	VDS seria	al		
4-wire	I2C	bit	Register Name	Value	parallel	1 ch	2 ch	4 ch	Remarks	
Chip ID:	02h									
05h	3005h	[0]	ADBIT	1h		0h /	′1h		0: 10 bit, 1: 12 bit	
06h	3006h	[7:0]	MODE	00h		00)h	All-pixel scan		
		[0]	VREVERSE	0h		0h /	′1h	0: Normal, 1: Inverted		
07h	3007h	[1]	HREVERSE	0h		0h /	1h	0: Normal, 1: Inverted		
		[6:4]	WINMODE	0h		0	h		Quad-VGA	
		[4.0]	FRSEL	1h	1h		2h	30 / 25 [frame/s]		
09h	3009h	[1.0]	FROEL	RSEL 1h			1	h	60 / 50 [frame/s]	
		[4]	FDG_SEL	0h		0h /	′1h		0: LCG mode, 1: HCG mode	
0Fh	300Fh	[7:0]	-	01h		00)h		Initial setting	
12h	3012h	[7:0]	-	F0h		20	Ch		Initial setting	
13h	3013h	[7:0]	-	00h		01	h		Initial setting	
18h	3018h	[7:0]							0044Ch: 30 / 60 [frame / s]	
19h	3019h	[7:0]	VMAX	0044Ch		0044Ch	00528h		00528h: 25 / 50 [frame / s]	
1Ah	301Ah	[0]							0002011. 20 / 00 [maine / 3]	
1Bh	301Bh	[7:0]	нмах	1194h	1194h				30 / 25 [frame/s]	
1Ch	301Ch	[5:0]	TIWAX	119411	N/A	N/A	080	60 / 50 [frame/s]		
1Dh	301Dh	[7:0]	-	B2h		C	2h		Initial setting	
44h	3044h	[1:0]	ODBIT	1h		0h /	′1h		0: 10 bit, 1: 12 bit	
4411	304411	[7:4]	OPORTSEL	0h	0h	Ch	Dh	Eh	I/F selection	
54h	3054h	[7:0]	-	67h		67	'h		Initial setting	
5Ch	305Ch	[7:0]	INCKSEL1	2Ch		2Ch	^{20h}		Set according to INCK	
5Dh	305Dh	[7:0]	INCKSEL2	10h		10h /	00h		Set according to INCK	
5Eh		• •	INCKSEL3	2Ch		2Ch	[/] 20h		Set according to INCK	
5Fh	305Fh	[7:0]	INCKSEL4	10h		10h /	00h		Set according to INCK	
60h	3060h							_		
to	to		Set register value	that des	cribed on	item "Reg	ister map'	·.		
FEh	30FEh	[7:0]								
Chip ID	1 1	[7.0]								
00h	3100h		Cot register value	that de-	oribod o-	itom "De=	iotor ma='	,		
to FEh	to 31FEh		Set register value	ınat des	cribea on	пет кед	ister map	•		
Chip ID		[/.0]								
00h	3200h	[7:0]								
to	to		Set register value	that dee	crihed on	item "Rea	ister man'	,		
FEh		[7:0]	Cocrogiotei value		onbou on	nom neg	isioi iliap	•		
ChipID :		ر، . ن								
00h	3300h	[7:0]								
to	to		•							
FEh	33FEh	[7:0]	gg			•				
		1								


List of Setting Register for CSI-2 serial output

Add	ress					(CSI-2 seria	al					
7100	1000	bit	Register Name	Initial	1 lane	2 la	ane	4 la	ane	Remarks			
4-wire	I2C	Dit	Troglotor Hamo	Value	30 / 25	30 / 25	60 / 50	30 / 25	60 / 50				
					[frame /s]	[frame /s]	[frame /s]	[frame /s]	[frame /s]				
Chip ID:													
05h	3005h		ADBIT	1h			0h / 1h		0: 10 bit, 1: 12 bit				
06h	3006h		MODE	00h			00h			All-pixel scan			
		[0]	VREVERSE	0h			0h / 1h			0: Normal, 1: Inverted			
07h	3007h		HREVERSE	0h			0h / 1h			0: Normal, 1: Inverted			
			WINMODE	0h			0h	ı		Quad-VGA			
		[1:0]	FRSEL	1h	2h	2h	1h	2h	1h				
09h	3009h	[4]	FDG_SEL	0h			0h / 1h			0: LCG mode,			
			. 50_022							1: HCG mode			
0Fh	300Fh	[7:0]	-	01h			00h			Initial setting			
12h	3012h	[7:0]	-	F0h			2Ch			Initial setting			
13h	3013h	[7:0]	-	00h			01h			Initial setting			
18h	3018h	[7:0]						0044Ch; 20 / 60 [frame / a]					
19h	3019h	[7:0]	VMAX	0044Ch		004	4Ch / 005	0044Ch: 30 / 60 [frame / s]					
1Ah	301Ah	[0]								00528h: 25 / 50 [frame / s]			
1Bh	301Bh		HMAX	1194h	1194h	1194h	8CAh	H direction designated					
1Ch	301Ch	[5:0]	111111111111111111111111111111111111111	110 111	110 111	110 111	00/11/	1194h	8CAh	Train delignated			
1Dh	301Dh		-	B2h			C2h			Initial setting			
44h	3044h	[1:0]	ODBIT	1h			1h			In CSI-2, fixed to "1h".			
7711	304411	[7:4]	OPORTSEL	0h			0h			In CSI-2, fixed to "0h".			
54h	3054h	[7:0]	-	67h			66h			In CSI-2, fixed to "66h"			
5Ch	305Ch	[7:0]	INCKSEL1	2Ch			2Ch / 20h			Set according to INCK			
5Dh	305Dh	[7:0]	INCKSEL2	10h			10h / 00h			Set according to INCK			
5Eh	305Eh	[7:0]	INCKSEL3	2Ch			2Ch / 20h			Set according to INCK			
5Fh	305Fh	[7:0]	INCKSEL4	10h			10h / 00h			Set according to INCK			
60h	3060h	[7:0]											
~	~	~	Set register value	that de	scribed on	item "Reg	gister map	".					
FEh	30FEh	[7:0]											
Chip ID	= 03h												
00h	3100h	[7:0]											
~	~	~	Set register value	that de	scribed on	item "Reg	gister map	".					
FEh	31FEh	[7:0]											
Chip ID	= 04h												
00h	3200h	[7:0]											
~	~	~	Set register value	et register value that described on item "Register map".									
FEh	32FEh	[7:0]											


٨٨٨	ress					(CSI-2 seria	al		
Auu	1622	bit	Register Name	Initial	1 lane	2 la	ane	4 la	ane	Remarks
4	I2C	DIL	Register Name	Value	30 / 25	30 / 25	60 / 50	30 / 25	60 / 50	Kemarks
4-wire	12C				[frame /s]	[frame /s]	[frame /s]	[frame /s]	[frame /s]	
Chip ID	= 05h									
			D	ata rate	594	297	594	148.5	297	[Mbps / Lane]
44h	3344h	[5:4]	REPETITION	2h	0h	1h	0h	2h	1h	
46h	3346h	[1:0]	PHYSICAL_ LANE_NUM	3h	0h	1	h	3	h	
53h	3353h	[5:0]	OB_SIZE_V	Eh			Eh			
57h	3357h	[7:0]	PIC SIZE V	2016			2D4h			
58h	3358h	[4:0]	PIC_SIZE_V	IZE_V 3D1h 3D1h						
6Bh	336Bh	[7:0]	THSEXIT	27h	57h	37h	57h	27h	37h	Global timing
6Ch	336Ch	[7:0]	TCLKPRE	1Fh			1Fh	Global timing		
7Dh	337Dh	[7:0]	CSI DT FMT	0C0Ch		0.4	0.4h / 000	0A0Ah: RAW10		
7Eh	337Eh	[7:0]	CSI_DT_FWIT	OCOCII	0A0Ah / 0C0Ch					0C0Ch: RAW12
7Fh	337Fh	[1:0]	CSI_LANE_ MODE	3h	0h 1h 3h					
80h	3380h	[7:0]		2000				: 1B00h : 3600h		0.1
81h	3381h	[7:0]	INCK_FREQ1	3600h		-	7.125MHz 74.25MHz			Set according to INCK
82h	3382h	[7:0]	TCLKPOST	57h	6Fh	5Fh	6Fh	57h	5Fh	Global timing
83h	3383h	[7:0]	THSPREPARE	0Fh	27h	17h	27h	0Fh	17h	Global timing
84h	3384h	[7:0]	THSZERO	27h	4Fh	37h	4Fh	27h	37h	Global timing
85h	3385h	[7:0]	THSTRAIL	0Fh	2Fh	17h	2Fh	0Fh	17h	Global timing
86h	3386h	[7:0]	TCLKTRAIL	0Fh	2Fh	17h	2Fh	0Fh	17h	Global timing
87h	3387h	[7:0]	TCLKPREPARE	07h	2Fh	17h	2Fh	07h	17h	Global timing
88h	3388h	[7:0]	TCLKZERO	37h	9Fh	4Fh	9Fh	37h	4Fh	Global timing
89h	3389h	[7:0]	TLPX	1Fh	37h	27h	37h	1Fh	27h	Global timing
8Dh	338Dh	[7:0]	INCK FREQ2	0367h			27MHz 54MHz		Set according to INCK	
8Eh	338Eh	[7:0]	_			-	7.125MHz 74.25MHz			Set according to inch




Pixel Array Image Drawing in Quad VGA mode (Parallel CMOS output / Serial LVDS output)




Drive Timing Chart for Quad VGA mode (Parallel CMOS output)



Drive Timing Chart for Quad VGA mode (Serial LVDS output)



Pixel Array Image Drawing in Quad VGA mode (CSI-2 serial output)




Drive Timing Chart for Quad VGA mode (CSI-2 serial output)




2×2 binning mode (Quad VGA)


Add	ress			Initial	CMOS	L	VDS seria	ıl			
4-wire	I2C	bit	Register Name	Value	parallel	1 ch	2 ch	4 ch	Remarks		
Chip ID:	02h										
05h	3005h	[0]	ADBIT	1h		0	h		0: 10 bit, 1: 12 bit		
06h	3006h	[7:0]	MODE	00h	22h				2×2 binning		
		[0]	VREVERSE	0h		0h /	/ 1h		0: Normal, 1: Inverted		
07h	3007h	[1]	HREVERSE	0h		0h /	/ 1h		0: Normal, 1: Inverted		
		[6:4]	WINMODE	0h		0	h		Quad-VGA		
		[1.0]	EDGEI	1h 1h 2h			30 / 25 [frame/s]				
09h	3009h	09h [1:0] FRSEL		111		N/A	1	h	60 / 50 [frame/s]		
		[4]	FDG_SEL	0h		0h /	/ 1h		0: LCG mode, 1: HCG mode		
0Fh	300Fh	[7:0]	-	01h		00)h		Initial setting		
12h	3012h	[7:0]	-	F0h		20	Ch		Initial setting		
13h	3013h		-	00h		01	lh		Initial setting		
18h	3018h								00226h: 30 / 60 [frame / s]		
19h	3019h	[7:0]	VMAX	0044Ch		00226h	00294h		00220h: 30 / 60 [frame / s]		
1Ah	301Ah	[0]						0023411. 23 / 30 [Hame / 3]			
1Bh	301Bh	[7:0]	НМАХ	1194h		232	28h	30 / 25 [frame/s]			
1Ch	301Ch	[5:0]	TIWAX	119411	N/A	N/A	119	60 / 50 [frame/s]			
1Dh	301Dh	[7:0]	-	B2h		C	2h		Initial setting		
44h	3044h	[1:0]	ODBIT	1h		1	h		0: 10 bit, 1: 12 bit		
4411		[7:4]	OPORTSEL	0h	0h	Ch	Dh	Eh	I/F selection		
54h	3054h	[7:0]	-	67h		67	7 h		Initial setting		
5Ch	305Ch	[7:0]	INCKSEL1	2Ch		2Ch	/ 20h		Set according to INCK		
5Dh			INCKSEL2	10h		10h /	[/] 00h		Set according to INCK		
5Eh			INCKSEL3	2Ch		2Ch	/ 20h		Set according to INCK		
5Fh			INCKSEL4	10h		10h /	[/] 00h		Set according to INCK		
60h	3060h										
to	to		Set register value	that des	cribed on	item "Reg	ister map"				
FEh	30FEh	[7:0]									
Chip ID											
00h	3100h		0 -1	di a cal							
to	to		Set register value	that des	scribed on	пет "Reg	ister map"	•			
FEh Chip ID	31FEh	[/:0]									
•		[7:01									
00h to	3200h to	[7:0] to	Set register value	that dag	cribad ca	itom "Doo	ictor mon"				
FEh	32FEh		Secregister value	ınaı ues	ocinea on	кеш кед	ізісі Шар				
ChipID:		[7.0]									
00h	3300h	[7:0]									
to	to	to	Changing the value	hanging the value is not necessary.							
FEh	33FEh		S. Kariging the valu	.5 15 1100		,.					
		[]	I								



Pixel Array Image Drawing in 2x2 binning mode (Parallel CMOS output / Serial LVDS output)



Drive Timing Chart for 2x2 binning mode (Parallel CMOS output)




Drive Timing Chart for 2x2 binning mode (Serial LVDS output)




Horizontal / Vertical 1/2 subsampling mode (Quad VGA)


Add	ress			Initial	CMOS	L	VDS seria	al					
4-wire	I2C	bit	Register Name	Value	parallel	1 ch	2 ch	4 ch	Remarks				
Chip ID:	: 02h												
05h	3005h	[0]	ADBIT	1h		0h /	′1h		0: 10 bit, 1: 12 bit				
									Horizontal / Vertical				
06h	3006h	[7:0]	MODE	00h		33	Bh	1/2 subsampling					
		[0]	VREVERSE	0h		0h /	′ 1h		0: Normal, 1: Inverted				
07h	3007h	[1]	HREVERSE	0h		0h /	′1h		0: Normal, 1: Inverted				
		[6:4]	WINMODE	0h		0	h		Quad-VGA				
		[4.0]	EDCE!	16	1h		2h		60 / 50 [frame/s]				
09h	3009h	[1:0]	FRSEL	1h	N/A	N/A	1	h	120 / 100 [frame/s]				
		[4]	FDG_SEL	0h		0h /	′1h		0: LCG mode, 1: HCG mode				
0Fh	300Fh	[7:0]	-	01h		00)h		Initial setting				
12h	3012h	[7:0]	-	F0h		20	Ch		Initial setting				
13h	3013h	[7:0]	-	00h		01	h		Initial setting				
18h	3018h	[7:0]							00226h: 60 / 120 [frame / s]				
19h	3019h	[7:0]	VMAX	0044Ch		00226h /	00294h	00294h: 50 / 100 [frame / s]					
1Ah	301Ah	[0]						0020411. 00 / 100 [Iraine / 5]					
1Bh	301Bh	[7:0]				119)4h	60 / 50 [frame/s]					
			HMAX	1194h									
1Ch	301Ch	[5:0]			N/A N/A 8CAh				120 / 100 [frame/s]				
1Dh	301Dh	[7:0]	_	B2h		C	Ph		Initial setting				
		<u> </u>	ODBIT	1h		0h /			0: 10 bit, 1: 12 bit				
44h	3044h		OPORTSEL	0h	0h	Ch	Dh	Eh	I/F selection				
54h	3054h		-	67h		67			Initial setting				
5Ch			INCKSEL1	2Ch		2Ch	[/] 20h		Set according to INCK				
5Dh			INCKSEL2	10h		10h /			Set according to INCK				
5Eh			INCKSEL3	2Ch		2Ch			Set according to INCK				
5Fh	305Fh	[7:0]	INCKSEL4	10h		10h /	00h		Set according to INCK				
60h	3060h	[7:0]		•									
to	to	to	Set register value	that des	cribed on	item "Reg	ister map'	·.					
FEh	30FEh	[7:0]											
Chip ID	= 03h												
00h	3100h	[7:0]											
to	to		Set register value	that des	cribed on	item "Reg	ister map'	'.					
FEh	31FEh	[7:0]											
Chip ID	1												
00h		-											
to	to		Set register value	that des	cribed on	item "Reg	ister map'	.					
FEh	32FEh	[7:0]											
ChipID =		יס יכו											
00h	3300h	-	Changing the valu	io io not	nococcar	,							
to FEh	to 33FEh	to [7:0]	Changing the valu	1011 61 51	necessary	<i>/</i> .							
[]	JUITEII	[7.0]											



Pixel Array Image Drawing in 1/2 subsampling mode (Parallel CMOS output / Serial LVDS output)



Drive Timing Chart for 1/2 subsampling mode (Parallel CMOS output)



Drive Timing Chart for 1/2 subsampling mode (Serial LVDS output)

Window Cropping Mode

Sensor signals are cut out and read out in arbitrary positions.

Cropping position is set, regarding effective pixel start position as origin (0, 0) in all pixel scan mode. Cropping is available from all-pixel scan mode and vertical, horizontal period and frame rate are fixed to the value for this mode. Pixels cropped by horizontal cropping setting are output with left justified and that extends the horizontal blanking period.

Window cropping image is shown in the figure below.

Cropping position is set, regarding effective pixel start position as origin (0, 0) in all pixel scan mode.

Only vertical width can be set for OB (horizontal width is the same as the Window cropping width).




Image Drawing of Window Cropping Mode

Restrictions on Window cropping mode

The register settings should satisfy following conditions:

WINPH + WINWH ≤ 1304 368 ≤ WINWH Set WINPH and WINWH to a multiple of 4.

V_{TTL} (Number of lines per frame or VMAX) ≥ WINWV_OB + WINWV + 9

However, $6 \le WINWV_OB \le 16$ WINPV + WINWV ≤ 976 $304 \le WINWV$ OB_SIZE_V = WINWV_OB - 2 (In CSI-2 output) PIC_SIZE_V = WINWV (In CSI-2 output)

Frame rate on Window cropping mode Frame rate [frame/s] = 1 / $(V_{TTL} \times (1H \text{ period}))$

1H period (unit: [µs]): Fix 1H time in a mode before cropping and calculate it by the value of "Number of INCK in 1H" in the table of "Operating Mode" and "List of Operation Modes and Output Rates".

SONY

Addross				Initial	CMOS LVDS serial								
Address 4-wire I2C		bit	Register Name	Initial Value			Remarks						
Chip ID:				value	parallel	1 ch	2 ch	4 ch					
05h	3005h	[0]	ADBIT	1h		0h /	/ 1h	0: 10 bit, 1: 12 bit					
06h	3006h		MODE	00h)h	All-pixel scan					
0011	300011		VREVERSE	0h		0h /			0: Normal, 1: Inverted				
07h	3007h		HREVERSE	0h			′1h		0: Normal, 1: Inverted				
0			WINMODE	0h		4			Window cropping				
				0	1h		2h	······································					
09h	3009h	[1:0]	FRSEL	1h	N/A	N/A		h					
		[4]	FDG_SEL	0h		0h /			0: LCG mode. 1: HCG mode				
0Fh	300Fh		-	01h		00)h	Initial setting					
12h	3012h	[7:0]	-	F0h		20	Ch	Initial setting					
13h	3013h		-	00h		01	h	Initial setting					
18h	3018h							Ĭ					
19h	3019h	-	VMAX	0044Ch		V	TL	See previous page.					
1Ah	301Ah												
1Bh	301Bh	[7:0]	LINAAV	44041		119	94h	*1 : 10bit / 12bit avairable					
1Ch	301Ch	[5:0]	НМАХ	1194h	N/A	N/A	080	*2: 10bit / 12bit avairable					
1Dh	301Dh	[7:0]	•	B2h	C2h				Initial setting				
44h	3044h	[1:0]	ODBIT	1h		0h /	′1h	0: 10 bit, 1: 12 bit					
4411	304411	[7:4]	OPORTSEL	0h	0h	Ch	Dh	Eh	I/F selection				
54h	3054h	[7:0]	-	67h		67	′ h		Initial setting				
5Ch	305Ch	[7:0]	INCKSEL1	2Ch		2Ch	/ 20h		Set according to INCK				
5Dh	305Dh	[7:0]	INCKSEL2	10h		10h /	′ 00h		Set according to INCK				
5Eh			INCKSEL3	2Ch		2Ch	/ 20h		Set according to INCK				
5Fh	305Fh	[7:0]	INCKSEL4	10h		10h /	′ 00h		Set according to INCK				
60h	3060h												
to	to		Set register value	that des	cribed on	item "Reg	ister map'	'.					
FEh	30FEh	[[7:0]											
Chip ID		17.01											
00h	3100h		Cot register value	that da-	oribod o-	itom "De-	iotor ma='	,					
to FEh	to 31FEh		Set register value	ınaı ües	clinea ou	nem Reg	ізісі Шар						
Chip ID		[[,,0]											
00h	3200h	[7:01											
to	to		Set register value	that des	cribed on	item "Rea	ister man'	,					
FEh	32FEh		Taragioto: Talao				ар	-					
ChipID :		1	<u></u>										
00h	3300h	[7:0]							-				
to	to		Changing the valu	e is not	necessary	/.							
FEh	33FEh	[7:0]	-										

List of Setting Register for CSI-2 serial output

Add	Address						CSI-2 seria					
		bit	Register Name	Initial	1 lane 2 lane 4 lane				Remarks			
4-wire	I2C		J	Value	*1	*1	*2	*1	*2			
Obj. ID	0.01				[frame /s]	[frame /s]	[frame /s]	[[frame /s]	[frame /s]			
Chip ID:		[0]	ADDIT	Ol-	b. 40 bit 4. 40 bit							
05h	3005h	•	ADBIT	0h			0h / 1h	0: 10 bit, 1: 12 bit				
06h	3006h		MODE	00h			00h	All-pixel scan				
			VREVERSE	0h			0h / 1h			0: Normal, 1: Inverted		
07h	3007h		HREVERSE	0h			0h / 1h		0: Normal, 1: Inverted			
			WINMODE	0h			4h	I	1	Window cropping		
		[1:0]	FRSEL	1h	2h	2h	1h	2h	1h			
09h	3009h	[4]	FDG_SEL	0h			0h / 1h		0: LCG mode, 1: HCG mode			
0Fh	300Fh	[7:0]	•	01h			00h			Initial setting		
12h	3012h	[7:0]	-	F0h			2Ch		Initial setting			
13h	3013h	[7:0]	-	00h			01h	Initial setting				
18h	3018h	[7:0]										
19h	3019h	[7:0]	VMAX	0044Ch			See previous page					
1Ah	301Ah	[0]										
1Bh	301Bh	[7:0]	HMAX	1101b	44045	44045	0C	440.45	0C	I direction decimated		
1Ch	301Ch	[5:0]	HIVIAX	1194h	1194h 1194h 8CAh 1194h 8CAh					H direction designated		
1Dh	301Dh	[7:0]	-	B2h			C2h			Initial setting		
44h	3044h	[1:0]	ODBIT	1h	1h					In CSI-2, fixed to "1h".		
4411	304411	[7:4]	OPORTSEL	0h			0h		In CSI-2, fixed to "0h".			
5Ch	305Ch	[7:0]	INCKSEL1	2Ch			2Ch / 20h			Set according to INCK		
5Dh	305Dh	[7:0]	INCKSEL2	10h			10h / 00h			Set according to INCK		
5Eh	305Eh	[7:0]	INCKSEL3	2Ch			2Ch / 20h			Set according to INCK		
5Fh	305Fh	[7:0]	INCKSEL4	10h			10h / 00h			Set according to INCK		
60h	3060h	[7:0]										
~	~	~	Set register value	that de	scribed on	item "Re	gister map	".				
FEh	30FEh	[7:0]										
Chip ID	= 03h											
00h	3100h	[7:0]										
~	~	~ Set register value that described on item "Register map".										
FEh												
	Chip ID = 04h											
00h	3200h		Set register value that described on item "Register map".									
~	~	~										
FEh	32FEh	[7:0]										

						(CSI-2 seria				
Add	Address		5 · N	Initial	1 lane	2 la	ane			4 lane	
	100	bit	Register Name	Value	*1	*1	*2	*1	*2	Remarks	
4-wire	I2C				[frame /s]	[frame /s]	[frame /s]	[frame /s]	[frame /s]		
Chip ID	= 05h										
			D	ata rate	594	297	594	148.5	297	[Mbps / Lane]	
44h	3344h	[5:4]	REPETITION	2h	0h	1h	0h	2h	1h		
46h	3346h	[1:0]	PHYSICAL_ LANE_NUM	3h	0h 1h 3h						
53h	3353h	[5:0]	OB_SIZE_V	Eh	Eh						
57h	3357h	[7:0]	PIC_SIZE_V	3D1h			3D1h				
58h	3358h	[4:0]	PIC_SIZE_V	30111			וווענ				
6Bh	336Bh	[7:0]	THSEXIT	27h	57h	37h 57h 27h 37h				Global timing	
6Ch	336Ch	[7:0]	TCLKPRE	1Fh	1Fh					Global timing	
7Dh	337Dh	[7:0]	CSI_DT_FMT	0C0Ch		0.4	0Ah / 0C0	0A0Ah: RAW10			
7Eh	337Eh	[7:0]	CSI_DT_FWIT	OCOCII		UA	UAII / UCU	CII	0C0Ch: RAW12		
7Fh	337Fh	[1:0]	CSI_LANE_ MODE	3h	0h 1h 3h						
80h	3380h	[7:0]	INCK FREQ1 3600h				27MHz 54MHz	Cot according to INCK			
81h	3381h	[7:0]	INCK_FREQ1	360011		_	7.125MHz 74.25MHz		Set according to INCK		
82h	3382h	[7:0]	TCLKPOST	57h	6Fh	5Fh	6Fh	57h	5Fh	Global timing	
83h	3383h	[7:0]	THSPREPARE	0Fh	27h	17h	27h	0Fh	17h	Global timing	
84h	3384h	[7:0]	THSZERO	27h	4Fh	37h	4Fh	27h	37h	Global timing	
85h			THSTRAIL	0Fh	2Fh	17h 2Fh 0Fh 17h		17h	Global timing		
86h	3386h	[7:0]	TCLKTRAIL	0Fh	2Fh	h 17h 2Fh 0Fh 17h			17h	Global timing	
87h	3387h	[7:0]	TCLKPREPARE	07h	2Fh	h 17h 2Fh 07h 17h		17h	Global timing		
88h			TCLKZERO	37h	9Fh 4Fh 9Fh 37h		4Fh	Global timing			
89h	3389h	[7:0]	TLPX	1Fh	37h 27h 37h 1Fh 27h			Global timing			
8Dh	338Dh	[7:0]	INCK FREQ2	0367h	27MHz: 013Dh 54MHz: 0279h				Set according to INCK		
8Eh	338Eh	[7:0]	<u>-</u>			_	7.125MHz 74.25MHz	-			

The example of window cropping setting is shown below.


The frame rate is maximum setting as each image format. For adjust the frame rate, please extend the VMAX or the number of lines per frame.

Example of Window cropping Mode Setting


Image	INCK	Output Resolution	Frame rate [frame/s]	Number of recording pixels		Register setting [DEC] (HEX)						
size	[MHz]	[bit]		Horizontal	Vertical	FRSEL	HMAX	VMAX	WINPH	WINPV	WINWH	WINWV
\(\(\alpha\)	27 54	10/12	63.2	640	480	2	4500d (1194h)	1	320d	240d (F0h)	656d (290h)	496d (1F0h)
VGA	37.125 74.25	10/12	126.4			1	2250d (8CAh)		(140h)			
OIE	27 54	10/12	100.0	352	288	2	4500d (1194h)	330d	464d	336d	368d	304d
CIF	37.125 74.25	10/12	200.0			1	2250d (8CAh)	(14Ah)	(1D0h)	(150h)	(170h)	(130h)

^{*} These settings are when the ignored OB line is 2 lines and effective OB line is 14 lines.


^{*} When the CSI-2 output, set the value that is set to register WINWV_OB to register PIC_SIZE_V.




Pixel Array Image Drawing in Window Cropping mode (Parallel CMOS output / Serial LVDS output)




Drive Timing Chart for Window Cropping mode (Parallel CMOS output)



Drive Timing Chart for Window Cropping mode (Serial LVDS output)



Pixel Array Image Drawing in Window Cropping mode (CSI-2 serial output)



Drive Timing Chart for Window Cropping mode (CSI-2 serial output)

IMX225LQR



HD720p mode


List of Setting Register for CMOS parallel / LVDS serial output

Add	ress	1. 11	Desister Nove	Initial	CMOS	L	VDS seria	al	Description
4-wire	I2C	bit	Register Name	Value	parallel	1 ch	2 ch	4 ch	Remarks
Chip ID:	02h								
05h	3005h	[0]	ADBIT	1h		0h /	1h		0: 10 bit, 1: 12 bit
06h	3006h	[7:0]	MODE	00h	00h			All-pixel scan	
		[0]	VREVERSE	0h	0h / 1h			0: Normal, 1: Inverted	
07h	3007h	[1]	HREVERSE	0h	0h / 1h				0: Normal, 1: Inverted
		[6:4]	WINMODE	0h		11	า		HD720p
		[1.0]	FRSEL	1h	1h		2h		30 [frame/s]
09h	3009h	[1.0]	FROEL	111	0h	0h N/A 1h		60 [frame/s]	
		[4]	FDG_SEL	0h		0h /	1h		0: LCG mode, 1: HCG mode
0Fh	300Fh	[7:0]	-	01h		00	h		Initial setting
12h	3012h	[7:0]	-	F0h		20	h		Initial setting
13h	3013h	[7:0]	-	00h		01	h		Initial setting
18h	3018h	[7:0]							
19h	3019h	[7:0]	VMAX	0044Ch		002	ΕEh		30 / 60 [frame / s]
1Ah	301Ah	[0]							
1Bh	301Bh	[7:0]				190	:8h		30 [frame/s]
TBIT	00 1511	[7.0]	HMAX	1194h		100			oo [namo/o]
1Ch	301Ch	[5:0]	1 1100 (7)	110411	N/A	N/A N/A CE4h		60 [frame/s]	
1011	30 1011	[5.0]			IV/A	IV/A		11	oo [name/s]
1Dh	301Dh		-	B2h		C2	2h		Initial setting
44h	3044h		ODBIT	1h		0h /	1h		0: 10 bit, 1: 12 bit
			OPORTSEL	0h	0h	Ch	Dh	Eh	I/F selection
54h	3054h	[7:0]	-	67h		67	h		Initial setting
5Ch			INCKSEL1	2Ch		20			Set according to INCK
5Dh			INCKSEL2	10h		10h /			Set according to INCK
5Eh			INCKSEL3	2Ch		20			Set according to INCK
5Fh	305Fh		INCKSEL4	10h		10h /	00h		Set according to INCK
60h	3060h	[7:0]							
to	to		Set register value	that des	cribed on	item "Regi	ster map	•	
FEh	30FEh	[7:0]							
Chip ID		[7, 0]							
00h	3100h	_	Cot register and	- داد ۱۰۵	ا- مطاعم	itam "Da	oton "		
to FEh	to 31FEh		Set register value	ınaı des	cribea on	nem keg	ъсег тар	•	
Chip ID		[[, 1]							
00h	3200h	[7:0]							
to	to	_	Set register value	that dee	crihed on	item "Regi	ster man"		
FEh	32FEh		Cocrogiotei value		oribou off	nom neg	σιοι παρ	•	
ChipID =		ر، . ت							
00h	3300h	[7:0]							
to	to	to							
FEh	33FEh		C. Griging are valu	0 10 1100					
<u> </u>		۱۰۰۰۰۱							


List of Setting Register for CSI-2 serial output

۸ ماما	****					(CSI-2 seria	al		
Add	ress	bit	Register Name	Initial	1 lane	2 la	ane	4 la	ane	Remarks
4-wire	I2C	Dit	Register Mairie	Value	30	30	60	30	60	Remarks
					[frame /s]	[frame /s]	[frame /s]	[frame /s]	[frame /s]	
Chip ID:										
05h	3005h		ADBIT	1h			0h / 1h			0: 10 bit, 1: 12 bit
06h	3006h		MODE	00h			00h			All-pixel scan
		[0]	VREVERSE	0h			0h / 1h			0: Normal, 1: Inverted
07h	3007h		HREVERSE	0h			0h / 1h			0: Normal, 1: Inverted
		[6:4]	WINMODE	0h			1h	1	1	HD720p
		[1:0]	FRSEL	1h	2h	2h	1h	2h	1h	
09h	3009h	[4]	FDG_SEL	0h			0h / 1h			0: LCG mode, 1: HCG mode
0Fh	300Fh	[7:0]	-	01h			00h			Initial setting
12h	3012h	[7:0]	-	F0h			2Ch			Initial setting
13h	3013h	[7:0]	-	00h			01h			Initial setting
18h	3018h	[7:0]								
19h	3019h	[7:0]	VMAX	0044Ch			002EEh			30 / 60 [frame / s]
1Ah	301Ah	[0]								
1Bh	301Bh	[7:0]	HMAX	44045	40C0b	4000h	OE 41-	40006	I dinastian dasimasta d	
1Ch	301Ch	[5:0]	HIVIAX	1194h	19C8h	19C8h	CE4h	19C8h	CE4h	H direction designated
1Dh	301Dh	[7:0]	-	B2h			C2h			Initial setting
44h	3044h	[1:0]	ODBIT	1h			1h			In CSI-2, fixed to "1h".
4411	304411	[7:4]	OPORTSEL	0h			0h			In CSI-2, fixed to "0h".
5Ch	305Ch	[7:0]	INCKSEL1	2Ch			20h			Set according to INCK
5Dh	305Dh	[7:0]	INCKSEL2	10h			10h / 00h			Set according to INCK
5Eh	305Eh	[7:0]	INCKSEL3	2Ch			20h			Set according to INCK
5Fh	305Fh	[7:0]	INCKSEL4	10h			10h / 00h			Set according to INCK
60h	3060h	[7:0]								
~	~	~	Set register value	that de	scribed on	item "Reg	gister map			
FEh	30FEh	[7:0]								
Chip ID										
00h	3100h	[7:0]								
~	~	~	Set register value	that de	scribed on	item "Reg	gister map			
FEh	31FEh	[7:0]								
Chip ID										
00h	3200h							_		
~	~	~	Set register value	that de	scribed on	item "Reg	gister map			
FEh	32FEh	[7:0]								


						(CSI-2 seria	al			
Add	ress	1. 14	Danista Nama	Initial	1 lane	2 la	ane	4 la	ane	Barrada	
	100	bit	Register Name	Value	30	30	60	30	60	Remarks	
4-wire	I2C				[frame /s]	[frame /s]	[frame /s]	[frame /s]	[frame /s]		
Chip ID	= 05h										
			D	ata rate	594	297	594	148.5	297	[Mbps / Lane]	
44h	3344h	[5:4]	REPETITION	2h	0h	1h	0h	2h	1h		
46h	3346h	[1:0]	PHYSICAL_ LANE_NUM	3h	0h	Oh 1h 3h					
53h	3353h	[5:0]	OB_SIZE_V	Eh			4h				
57h	3357h	[7:0]	PIC_SIZE_V	3D1h			2D9h				
58h	3358h	[4:0]	FIO_SIZE_V	30111			20911				
5Ah	335Ah	[7:0]	-	00h			33h			initial setting in CSI-2	
6Bh	336Bh	[7:0]	THSEXIT	27h	57h	37h	57h	27h	37h	Global timing	
6Ch	336Ch	[7:0]	TCLKPRE	1Fh			1Fh	Global timing			
7Dh	337Dh	[7:0]	CSI DT FMT	0C0Ch	0A0Ah / 0C0Ch				0A0Ah: RAW10		
7Eh	337Eh	[7:0]	CSI_DT_FWIT	OCOCII		UAUAN / UCUCN				0C0Ch: RAW12	
7Fh	337Fh	[1:0]	CSI_LANE_ MODE	3h	0h	0h 1h 3h					
80h	3380h	[7:0]	INCK FREQ1	3600h		3	7.125MHz	: 2520h		Set according to INCK	
81h	3381h	[7:0]	mon_incg;	000011			74.25MHz	: 4A40h		occusionally to involv	
82h	3382h	[7:0]	TCLKPOST	57h	6Fh	5Fh	6Fh	57h	5Fh	Global timing	
83h	3383h	[7:0]	THSPREPARE	0Fh	27h	17h	27h	0Fh	17h	Global timing	
84h	3384h	[7:0]	THSZERO	27h	4Fh	37h	4Fh	27h	37h	Global timing	
85h	3385h	[7:0]	THSTRAIL	0Fh	2Fh	17h	2Fh	0Fh	17h	Global timing	
86h	3386h	[7:0]	TCLKTRAIL	0Fh	2Fh	17h	2Fh	0Fh	17h	Global timing	
87h	3387h	[7:0]	TCLKPREPARE	07h	2Fh	17h	2Fh	07h	17h	Global timing	
88h	3388h	[7:0]	TCLKZERO	37h	9Fh	4Fh	9Fh	37h	4Fh	Global timing	
89h	3389h	[7:0]	TLPX	1Fh	37h	27h	37h	1Fh	27h	Global timing	
8Dh	338Dh	[7:0]	INCK_FREQ2	0367h		37.125MHz: 01B4h				Set according to INCK	
8Eh	338Eh	[7:0]		200.11			74.25MHz	:: 0367h		Set according to INCK	




Pixel Array Image Drawing in HD720p mode (Parallel CMOS output / Serial LVDS output)




Drive Timing Chart for HD720p mode (Parallel CMOS output)



Drive Timing Chart for HD720p mode (Serial LVDS output)



Pixel Array Image Drawing in HD720p mode (CSI-2 serial output)



Drive Timing Chart for HD720p mode (CSI-2 serial output)

Description of Various Function


Standby Mode

This sensor stops its operation and goes into standby mode which reduces the power consumption by writing "1" to the standby control register STANDBY. Standby mode is also established after power-on or other system reset operation.

List of Standby Mode Setting

		Register	details		1.26.1	0.46			
Register name	Register	ChipID	Address (): I ² C	bit	Initial value	Setting value	Status	Remarks	
STANDBY		02h	00h	[0]	1	1	Standby	Register communication is executed in standby mode.	
STAINDBY		0211	(3000h)	[0]	1	0	Operating		

The serial communication registers hold the previous values. However, the address registers transmitted in standby mode are overwritten. The serial communication block operates even in standby mode, so standby mode can be canceled by setting the STANDBY register to "0". Some time is required for sensor internal circuit stabilization after standby mode is canceled. After standby mode is canceled, a normal image is output from the 9 frames after internal regulator stabilization (TBD ms or more).



Sequence from Standby Cancel to Stable Image Output

SONY

Slave Mode and Master Mode

The sensor can be switched between slave mode and master mode. The switching is made by the XMASTER pin. Establish the DMODE pin status before canceling the system reset. (Do not switch this pin status during operation.)

Input a vertical sync signal to XVS and input a horizontal sync signal to XHS when a sensor is in slave mode. For sync signal interval, input data lines to output for vertical sync signal and 1H period designated in each operating mode for horizontal sync signal. See the section of "Operating mode" for the number of output data line and 1H period.


Set the XMSTA register to "0" in order to start the operation after setting to master mode. In addition, set the count number of sync signal in vertical direction by the VMAX [16:0] register and the clock number in horizontal direction by the HMAX [13:0] register. See the description of Operation Mode for details of the section of "Operating Modes".


List of Slave and Master Mode Setting

Pin name	Pin processing	Operating mode	Remarks
VMACTED min	Fixed to Low	Master mode	High: OV _{DD}
XMASTER pin	Fixed to High	Slave mode	Low: GND

List of Register in Master Mode

	Register detail	ls (Chip ID	= 02h)	Initial			
Register name	Register	Address		value	Setting value	Remarks	
XMSTA	_	02h (3002h)	[0]	1	Master operation ready Master operation start	The master operation starts by setting 0.	
	VMAX [7:0]	18h (3018h)	[7:0]				
VMAX [16:0]	VMAX [15:8]	19h (3019h)	[7:0]	0044Ch	See the item of each drive mode.	Line number per frame designated	
	VMAX [16]	1Ah (301Ah)	[0]			-	
HMAX [13:0]	HMAX [7:0]	1Bh (301Bh)	[7:0]	1194h	See the item of each drive mode.	Clock number per line	
TIMAX [13.0]	HMAX [13:8]	1Ch (301Ch)	[5:0]	119411	See the item of each drive mode.	designated	
XVSLNG [1:0]	_	46h (3046h)	[5:4]	0h	0: 1H, 1: 2H, 2: 4H, 3: 8H	XVS low level pulse width designated	
XHSLNG [1:0]	_	47h (3047h)	[5:4]	0h	0: Min.to 3: Max. See the next	XHS low level pulse width designated	
XVSOUTSEL [1:0]	_	49h	[1:0]	0h	0: Fixed to High 2: VSYNC output Others: Setting prohibited		
XHSOUTSEL [1:0]	_	(3049h)	[3:2]	0h	Fixed to High HSYNC output Others: Setting prohibited		





XVS/XHS output waveform in sensor master mode

List of XHSLNG Register

	CMC	OS parallel o	utput	LVDS serial output					
DCK	74.25	37.125	18.653	594	297	148.5	74.25	37.125	
DCK	[MHz]	[MHz]	[MHz]	[Mbps / ch]	[Mbps / ch]	[Mbps / ch]	[Mbps / ch]	[Mbps / ch]	
XHSLNG=0	8 clk	4 clk	2 clk	64 bit	32 bit	16 bit	8 bit	4 bit	
XHSLNG=1	16 clk	8 clk	4 clk	128 bit	64 bit	32 bit	16 bit	8 bit	
XHSLNG=2	32 clk	16 clk	8 clk	256 bit	128 bit	64 bit	32 bit	16 bit	
XHSLNG=3	64 clk	32 clk	16 clk	512bit	256 bit	128 bit	64 bit	32 bit	

^{*} In 2 \times 2 binning mode, output values are 1/2.

The XVS and XHS are output in timing that set 0 to the register XMSTA. If set 0 to XMSTA during standby, the XVS and XHS are output just after standby is released. The XVS and XHS are output asynchronous with other input or output signals. In addition, the output signals are output with a undefined latency time (system delay) relative to the XHS. Therefore, refer to the sync codes output from the sensor and perform synchronization.


Gain Adjustment Function

The Programmable Gain Control (PGC) of this device consists of the analog block and digital block. The total of analog gain and digital gain can be set up to 72 dB by the GAIN [9:0] register setting. The same setting is applied in all colors.

The value which is ten times the gain is set to register.

Example)

When set to 6 dB: $6 \times 10 = 60d$; GAIN [8:0] = 3Ch When set to 12.8 dB: $12.8 \times 10 = 128d$; GAIN [8:0] = 80h



List of PGC Register

Register	Register deta	ails (Chip ID =	02h)	Initial	Setting value	Remarks	
name	Register	Address (): I ² C	bit	value	Setting range	Remarks	
GAIN [8:0]	GAIN [7:0]	14h (3014h)	[7:0]	000h	00h-2D0h	Setting value: Gain [dB] x 10	
GAIN [0.0]	GAIN [9:8]	15h (3015h)	[1:0]	UUUN	(0d-720d)		

Black Level Adjustment Function

The black level offset (offset variable range: 000h to 1FFh) can be added relative to the data in which the digital gain modulation was performed by the BLKLEVEL [8:0] register. When the BLKLEVEL setting is increased by 1 LSB, the black level is increased by 1 LSB.

Use with values shown below is recommended.

10-bit output: 03Ch (60d) 12-bit output: 0F0h (240d)

List of Black Level Adjustment Register

	Register detai	Is (Chip ID = 02h)		Initial	Setting value	
Register name	Register	Address (): I ² C	bit	value		
	BLKLEVEL [7:0]	0Ah (300Ah)	[7:0]	03Ch	000h∼1FFh	
BLKLEVEL [8:0]	BLKLEVEL [8]	0Bh (300Bh)	[0]	USCII		

SONY IMX225LQR

Normal Operation and Inverted Operation

The sensor readout direction (normal / inverted) in vertical direction can be switched by the VREVERSE register setting and in horizontal direction can be switched by the HREVERSE register setting. See the section of "Operating Modes" for the order of readout lines in normal and inverted modes. One invalid frame is generated when reading immediately after the readout direction change in order to switch the normal operation and inversion between frames.

List of Drive Direction Setting Register

	Register detai	Is (Chip ID = 02h)		Initial		
Register name	Register	Address (): I ² C		value	Setting value	
VREVERSE	_	07h	[0]	0h	0: Normal (Initial value) 1: Vertical Inverted	
HREVERSE	/ERSE —		[1]	0h	0: Normal (Initial value) 1: Horizontal Inverted	

In normal mode


N1-Pin A1-Pin

V (+)


W12-Pin


(Chip outline)

In inverted mode



Normal and Inverted Drive Outline in Vertical Direction (TOP VIEW)





Normal and Inverted Drive Outline in Horizontal Direction (TOP VIEW)

Shutter and Integration Time Settings

This sensor has a variable electronic shutter function that can control the integration time in line units. In addition, this sensor performs rolling shutter operation in which electronic shutter and readout operation are performed sequentially for each line.

Note) For integration time control, an image which reflects the setting is output from the frame after the setting changes.

Example of Integration Time Setting

The sensor's integration time is obtained by the following formula.

Intefration time = 1 frame period - (SHS1 + 1) × (1H period)

- *1 The frame period is determined by the input XVS when the sensor is operating in slave mode, or the register VMAX value in master mode. The frame period is designated in 1H units, so the time is determined by (Number of lines x 1H period).
- *2 See "Operating Modes" for the 1H period.

In this section, the shutter operation and storage time are shown as in the figure below with the time sequence on the horizontal axis and the vertical address on the vertical axis. For simplification, shutter and readout operation are noted in line units.




Image Drawing of Shutter Operation

Normal Exposure Operation (Controlling the Integration Time in 1H Units)

The integration time can be controlled by varying the electronic shutter timing. In the electronic shutter settings, the integration time is controlled by the SHS1 [16:0] register. Set SHS1 [16:0] to a value between 2 and (Number of lines per frame - 1). When the sensor is operating in slave mode, the number of lines per frame is determined by the XVS interval (number of lines), using the input XHS interval as the line unit. When the sensor is operating in master mode, the number of lines per frame is determined by the VMAX register. The number of lines per frame differs according to the operating mode.

1HUnit の蓄積時間レジスタ

	Register deta	ails (Chip ID =	= 02h)		
Register name	Register	Address (): I ² C	bit	Initial value	Setting value
	SHS1 [7:0]	20h (3020h)	[7:0]		Sets the shutter sweep time.
SHS1 [16:0]	SHS1 [15:8]	21h (3021h)	[7:0]	00000h	2 to (Number of lines per frame - 2) * Number of lines per frame -1 setting is
	SHS1 [16]	22h (3022h)	[0]		prohibited
	VMAX [7:0]	18h (3018h)	[7:0]		
VMAX [16:0]	VMAX [15:8]	19h (3019h)	[7:0]	0044Ch	Sets the number of lines per frame (only in master mode). See "Operating Modes" for the setting value in each mode.
	VMAX [16]	1Ah (301Ah)	[0]		




Image Drawing of Integration Time Control within a Frame

Long Exposure Operation (Control by Expanding the Number of Lines per Frame)

Long exposure operation can be performed by lengthening the frame period.

When the sensor is operating in slave mode, this is done by lengthening the input vertical sync signal (XVS) pulse interval. When the sensor is operating in master mode, it is done by designating a larger register VMAX value compared to normal operation. When the integration time is extended by increasing the number of lines, the rear V blanking increases by an equivalent amount. The maximum VMAX and SHS1 values are 131071d. When the number of lines per frame is set to the maximum value, the integration time in Quad VGA mode at 60 frame / s is approximately 1.9 s. However, set the upper limit of the long exposure operation to be one second. When set to a number of V lines or more than that noted for each operating mode, the imaging characteristics are not guaranteed during long exposure operation.




Image Drawing of Long Integration Time Control by Adjusting the Frame Period

Example of Integration Time Settings

The example of register setting for controlling the storage time is shown below.

Example of Integration Time Settings (In Quad VGA)

Onevetion	Sensor sett	ing (register)	late anation time o
Operation	VMAX*	SHS1**	Integration time
		1100	Setting prohibited
		1099	Setting prohibited
		1098	1H
		:	;
Normal operation	1100	N	(1100 - (N + 1)) H
		:	;
		2	1097H
		1	Setting prohibited
		0	Setting prohibited
Long time exposure Operation (Control by Expanding the Number of Lines per Frame)	М	N	(M - (N + 1)) H

^{*} In sensor master mode. In slave mode, the interval is the same as XVS input.

^{**} The SHS1 setting value (N) is set between "2" and "the VMAX value (M) – 2".

Signal Output

Output Pin Settings

The output formats of this sensor support the following modes.

CMOS logic parallel SDR output Low voltage LVDS serial (1 ch / 2 ch / 4 ch switching) DDR output CSI-2 serial (1 Lane / 2 Lane / 4 Lane, RAW10 / RAW12) output

The switching for serial interface is made by the OMODE pin. Establish the OMODE pin status before canceling the system reset. (Do not switch this pin status during operation.) Each mode is set using the register OPORTSEL. The table below shows the output format settings.

List of Interface Switching

Pin name	Pin	Interface	Remarks
	MODE pin Fixed to High CMOS par	CSI-2 serial	High: OVDD
OMODE pin		CMOS parallelSDR	Low: GND
		Low voltage LVDS serial	LOW. GND

List of Output Interface Setting Register

Register name	Register of (Chip ID = Address (): I ² C		Initial value	Setting value	Description
	():: 0			0h	CMOS logic parallel SDR output
				Ch	Low voltage LVDS serial 1ch DDR
0000000	4.41-			Dh	Low voltage LVDS serial 2ch DDR
OPORTSEL [3:0]	44h (3044h)	[7:4]	0h	Eh	Low voltage LVDS serial 4ch DDR
[3.0]				N/A	CSI-2 serial 1Lane
				N/A	CSI-2 serial 2Lane
				N/A	CSI-2 serial 4Lane
SCDEN	54h (3054h)	[0]	1h	0h	Sync code Disable (In CSI-2, must set to 0h.)
SCDEN				1h	Sync code Enable (In CMOS parallel and in Low voltage LVDS serial, must set to 1h.)

^{*} In CMOS output, Clock is output from DLCKP pin. DLCKM pin is fixed to low level.

^{*} In CSI-2 output, set registers thatdescribed in section "CSI-2 output setting".

Each output pin is shown in the table below when setting low-voltage LVDS serial 1 ch / 2 ch / 4 ch output.

Output Pins for Low LVDS Serial and CMOS parallel

	CMOS	S logic	Low volta	ge LVDS serial D	DR output
DLOP/DLOM	P/DLOM parallel SDR output		1 ala	2 ah	4 ab
	10bit	12bit	1 ch	2 ch	4 ch
DLOMF	DO9	DO11	Hi-Z	Hi-Z	Hi-Z
DLOPF	DO8	DO10	Hi-Z	Hi-Z	Hi-Z
DLOME	DO7	DO9	Hi-Z	Hi-Z	Ch4 / M
DLOPE	DO6	DO8	Hi-Z	Hi-Z	Ch4 / P
DLOMD	DO5	DO7	Hi-Z	Ch2 / M	Ch2 / M
DLOPD	DO4	DO6	Hi-Z	Ch2 / P	Ch2 / P
DLOMC	DO3	DO5	Ch1 / M	Ch1 / M	Ch1 / M
DLOPC	DO2	DO4	Ch1 / P	Ch1 / P	Ch1 / P
DLOMB	DO1	DO3	Hi-Z	Hi-Z	Ch3 / M
DLOPB	DO0	DO2	Hi-Z	Hi-Z	Ch3 / P
DLOMA	Low fixed	DO1	Hi-Z	Hi-Z	Hi-Z
DLOPA	Low fixed	DO0	Hi-Z	Hi-Z	Hi-Z

Low-voltage LVDS serial 1 ch / 2 ch / 4 ch output format is shown in the figure below.


When setting 1 ch, after four data of SAV is output in the order of CH1 pixel data is repeatedly output in the same order and then four data of EAV is output in the same order to CH1 respectively.

When setting 2 ch, after four data of SAV is output in the order of CH1 and CH2 pixel data is repeatedly output in the same order and then four data of EAV is output in the same order to CH1 and CH2 respectively.

When setting 4 ch, after four data of SAV is output in the order of CH1, CH2, CH3 and CH4 pixel data is repeatedly output in the same order and then four data of EAV is output in the same order to CH1, CH2, CH3 and CH4 respectively.

Data is sent MSB first.

For details, see drive timing in each mode in the section of "Operation Mode".



Output Format of Low voltage LVDS Serial 1 ch / 2 ch / 4 ch

SONY

CSI-2 output

The output formats of this sensor support the following modes.

CSI-2 serial 1 Lane / 2 Lane / 4 Lane, RAW10 / RAW12

The 1 Lane / 2 Lane / 4 Lane serial signal output method using the IMX225MQR is described below.

Complied with the CSI-2, data is output using 1 Lane / 2 Lane / 4 Lane. The image data is output from the CSI-2 output pin. The DMO1P/DMO1N are called the Lane1 data signal, the DMO2P/DMO2N are called the Lane2 data

signal, the DMO3P/DMO3N are called the Lane3 data signal, the DMO4P/DMO4N are called the Lane4 data signal. In addition, the clock signals are output from DMCKP/DMCKN of the CSI-2 pins.

In 1 Lane mode, data is output from Lane1. In 2 Lane mode, data is output from Lane1 and Lane2. In 4 Lane mode, data is output from Lane1, Lane2, Lane3 and Lane4. The bit rate maximum value is 594 Mbps / Lane.

The select of RAW10 / RAW12 is set by the register: CSI_DT_FMT [15:0].

The number of output lanes is set by the register: CSI_LANE_MODE [1:0] and the number of lanes physically connected is set by PHYSICAL_LANE_NUM [1:0]. Unused lanes (when setting 1 lanes; DMO2P / DMO2N, DMO3P / DMO3N, DMO4P / DMO4N, when setting 2 lanes; DMO3P / DMO3N, DMO4P / DMO4N) are set to Hi-Z output by the setting. When the number of lanes more than CSI_LANE_MODE is set by PHYSICAL_LANE_NUM, unused lanes output signals conformed to MIPI standard.

Register name	Register details (Chip ID = 05h)		Initial	Setting	Description	
Register Hame	Address (): I ² C	bit	value	value	Description	
CSI DT EMT[15:0]	7Dh (307Dh)	[7:0]	0C0Ch	0A0Ah	RAW10	
CSI_DT_FMT [15:0]	7Eh (307Eh)	[7:0]	000011	0C0Ch	RAW12	
		[1:0]		0h	1Lane	
PHYSICAL_LANE_NUM	46h		3h	1h	2Lane	
[1:0]	(3046h)			2h	Setting prohibited	
				3h	4Lane	
				0h	1Lane	
CSI_LANE_MODE [1:0]	7Fh	[4.0]	2h	1h	2Lane	
	(307Fh)	[1:0]	3h	2h	Setting prohibited	
				3h	4Lane	

The formats of RAW12 and RAW10 are shown below.




→ RAW12 Format

→ RAW10 Forma

The Example of Format of RAW12 / RAW10

SONY IMX225LQR

The each formal of 1 Lane, 2 Lane and 4 Lane are shown below.




1 Lane / 2 Lane / 4 Lane Output Format

SONY IMX225LQR

MIPI Transmitter

Output pins (DMO1P, DMO1N, DMO2P, DMO2N, DMO3P, DMO3N, DMO4P, DMO4N, DMCKP, DMCKN) are described in this section.




Relationship between Pin Name and MIPI Output Lane

The pixel signals are output by the CSI-2 High-speed serial interface. See the MIPI Standard

- MIPI Alliance Standard for Camera Serial Interface 2 (CSI-2) Version 1.01.00
- MIPI Alliance Specification for D-PHY Version 1.00.00

The CSI-2 transfers one bit with a pair of differential signals. The transmitter outputs differential current signal after converting pixel signals to it. Insert external resistance in differential pair in a series or use cells with a built-in resistance on the Receiver side. When inserting an external resistor, as close as possible to the Receiver. The differential signals maintain a constant interval and reach the receiver with the shortest wiring length possible to avoid malfunction. The maximum bit rate of each Lane are 594 Mbps / Lane.



Universal Lane Module Functions


Output Pin Bit Width Selection

The output pin width can be selected from 10-bit or 12-bit output using the register ODBIT. In parallel output mode, when ODBIT = 0 (10-bit output), the lower 2 bits are fixed to Low level in CMOS output mode. Therefore, when using only 10 bits, the pins corresponding to the lower 2 bits can be left open on the board by setting ODBIT = 0. When low-voltage LVDS serial output, continuous data is output MSB first by 10-bit and 12-bit output setting respectively. 10-bits sync code are output when ODBIT = 0 (10-bit output), and 12-bit sync codes are output when ODBIT = 1 (12-bit output).

Output Pin Bit Width Selection Setting Register


Register	Register de	etails (Chip ID = 02h	า)	Initial		
name	Register Address (): I ² C		bit	value	Setting value	
ODBIT		44h (3044h)	[0]	0h	0: 10 bit 1: 12 bit	

ODBIT = 0 (CMOS Parallel 10 bit output)



Bit Assignments in Parallel 10-bit Output Mode


ODBIT = 1 (CMOS Parallel 12 bit output)



^{*)} The sync code is 12 bit.


Bit Assignments in Parallel 12-bit Output Mode

ODBIT = 0 (Low voltage LVDS serial 10 bit output)



Example of Data format in low-voltage LVDS serial 10-bit output

ODBIT = 1 (Low voltage LVDS serial 12 bit output)



Example of Data format in low-voltage LVDS serial 12-bit output

Number of Internal A/D Conversion Bits Setting

The number of internal A/D conversion bits can be selected from 10 bits or 12 bits by the register ADBIT. See the section of "Operating Modes" for the correspondence with each mode.

12-bit right justified output is possible by setting 12 bit to only output width under the condition of ODBIT = 1 in the mode of ADBIT = 0 (10 bit setting).

List of Bit Width Selection

Dogistor	Register de	tails Chip ID = 02	h)			
name	name Register	Address (): I ² C	bit	Initial value	Setting value	
ADBIT	_	05h (3005h)	[0]	0h	0: 10 bit 1: 12 bit	

IMX225LQR



Output Rate Setting

The sensor output rate is determined uniformly by the sensor operating mode and the output format. See the section of "Operating Modes" for the relationship between each setting and the frame rate, data rate and data bit rate. The registers related to mode setting are shown in the table below.

Related Registers for Setting Operation Mode

	Register details (Chip ID = 02h)			Initial	
Register name	Register	Address (): I ² C	bit value		Setting value
MODE [7:0]	_	06h (3006h)	[7:0]	00h	00h: All-pixel scan (Quad VGA, HD720p) 22h: 2x2 binning 33h: Horizontal / Vertical1/2 subsampling Others: Setting prohibited
WINMODE [0]	_	07h (3007h)	[4]	0h	0: Quad VGA 1: 720 p
FRSEL [1:0]	_	09h (3009h)	[1:0]	1h	0: Setting prohibited 1: 60 frame / s mode 2: 30 frame / s mode 3: Setting prohibited

Output Signal Range

The sensor output has either a 10-bit or 12-bit gradation, but output is not performed over the full range, and the maximum output value is the (3FFh - 1) value (10-bit output) and the (FFF - 1) one (12-bit output). In addition, the minimum value is 001h. The output range for each output gradation is shown in the table below. See the item of "Sync Codes" in the section of "Operating Modes" for the sync codes.

Output Gradation and Output Range

	Output value								
Output	Min.		Max.						
gradation	·		CMOS parallel Low voltage LVDS Serial	CSI-2 serial					
10 bit	001h	000h	3FEh	3FFh					
12 bit	001h	000h	FFEh	FFFh					

INCK Setting

The available operation mode varies according to INCK frequency. Input either 27 MHz or 54 MHz or 37.125 MHz or 74.25 MHz for INCK frequency. The INCK setting register and the list of INCK setting are shown in the table below.

INCK Setting Register


	Register details (Chip ID = 02h)			Initial	INCK				
Register name	Register	Address (): I ² C	bit	value	27 [MHz]	54 [MHz]	37.125 [MHz]	74.25 [MHz]	
INCKSEL1	_	5Ch (305Ch)	[7:0]	2Ch	2Ch	2Ch	20h	20h	
INCKSEL2	_	5Dh (305Dh)	[7:0]	10h	00h	10h	00h	10h	
INCKSEL3	_	5Eh (305Eh)	[7:0]	2Ch	2Ch	2Ch	20h	20h	
INCKSEL4	_	5Fh (305Fh)	[7:0]	10h	00h	10h	00h	10h	

Register Hold Setting

Register setting can be transmitted with divided to several frames and it can be reflected globally at a certain frame by the register REGHOLD. Setting REGHOLD = 1 at the start of register communication period prevents the registers that are set thereafter from reflecting at the frame reflection timing. The registers that are set when setting REGHOLD = 1 are reflected globally by setting REGHOLD = 0 at the end of communication period of the desired frame to reflect the register. In case of communicate to REGHOLD register only, communication period will be 5H and communication prohibited period will be 2H.

Register Hold Setting Register

Pogistor	Register det	egister details (Chip ID = 02h)			
Register name	Register Address (): I ² C	bit	Initial value	Setting value	
REGHOLD	_	01h (3001h)	[0]	0h	0: Invalid 1: Valid (Register hold)



Register Hold Setting

Software Reset (CMOS parallel / Low voltage LVDS serial only)


This function is prohibited in CSI-2 output mode.

Software reset can be performed by register setting using the register SW_RESET.

Sensor reset is performed by setting SW_RESET = 1. However, the communication to continuous address cannot use. The registers become initial state and standby 500 ns after setting SW_RESET = 1. The SW_RESET signal returns to "0" automatically. The XVS and XHS output High in master mode. Input High to the XVS and XHS before setting SW_RESET = 1 in slave mode. Follow the sequence in the item of "Standby Mode" to perform register initial setting and standby cancel from standby state.

Software Reset Register Setting

Dogistor	Register det	ails (Chip ID = 0	2h)		
Register name	Register	Address (): I ² C	bit	Initial value	Setting value
SW_RESET	_	03h (3003h)	[0]	0h	0: Normal Operation 1: Reset



Software Reset

SONY

IMX225LQR

Mode Transitions

When changing the operating mode during sensor drive operation, set via sensor standby. However, these transitions that described below can be transitions without standby.

- ◆ Change the number of vertical lines (In sensor master mode, change the VMAX. In sensor slave mode, change the period of XVS input.)
- ♦ Horizontal and vertical scan direction. (When the vertical scan direction is changed, an invalid frame generates during transition.)
- ◆ Change the HCG mode and LCG mode.
- ◆ Change the mode between All-pixel scan and Window cropping. (However, It is case that transitions by not changing register HMAX and FRSEL. In addition, an invalid frame generates during transition.)


When changing input INCK frequency (register INCKSEL1, INCKSEL2, INCKSEL3, and INCKSEL4 change) or when operating mode transition that changes output bit width (register ODBIT) or output format (register OPORTSEL [3:0]), always start the operation via sensor standby after changing mode during standby following the standby cancel sequence.

When changing input INCK frequency, care should be taken not to be input pulses whose width are shorter than the High / Low level width in front and behind of the INCK pulse at the frequency change. If the pulses above generate at the frequency change, change INCK frequency during system reset in the state of XCLR = Low, and then perform system clear in the state of XCLR = High following the item of "Power on sequence" in the section of "Power on / off sequence". Execute initial setting again because the register settings become default state after system clear.

Power-on and Power-off Sequence

Power-on sequence

- 1. Turn On the power supplies so that the power supplies rise in order of 1.2 V power supply (DV_{DD}) \rightarrow 1.8 V power supply (OV_{DD}) \rightarrow 3.3 V power supply (AV_{DD}). In addition, all power supplies should finish rising within 200 ms.
- 2. Start master clock (INCK) input after turning On the power supplies.
- 3. The register values are undefined immediately after power-on, so the system must be cleared. Hold XCLR at Low level for 500 ns or more after all the power supplies have finished rising. (The register values after a system clear are the default values.) In addition, hold XCE to High level during this period. Rise XCE after 1.8 V power supply (OVDD).
- 4. The system clear is applied by setting XCLR to High level. However, the maser clock needs to stabilize before setting the XCLR pin to High level.
- Make the sensor setting by register communication after the system clear. A period of 20 μs or more should be provided after setting XCLR High before inputting the communication enable signal XCE. In I²C communication, XCE is fixed to High.




Power-on Sequence

Item	Symbol	Min.	Max.	Unit
1.2 V power supply rising → 1.8 V power supply rising	T0	0	-	ns
1.8 V power supply rising → 3.3 V power supply rising	T1	0	-	ns
Rising time of all power supply	T2	-	200	ms
INCK active → Clear OFF	T _{LOW}	500	-	ns
Clear OFF → Communication start	T _{XCE}	20	1	μs
Standby OFF (communication) → External input XHS,XVS (slave mode only)	T _{SYNC}	20	-	ms

Power-off sequence

Turn Off the power supplies so that the power supplies fall in order of 3.3 V power supply $(\text{AV}_{DD}) \rightarrow 1.8 \text{ V}$ power supply $(\text{OV}_{DD}) \rightarrow 1.2 \text{ V}$ power supply (DV_{DD}) . In addition, all power supplies should falling within 200 ms. Set each digital input pin (INCK, XCE, SCK, SDI, XCLR, XMASTER, OMODE, XVS, XHS) to 0 V before the 1.8 V power supply (OV_{DD}) falls.



Power-off Sequence

Item	Symbol	Min.	Max.	Unit
Standby ON (communication) → LP11 mode start	T _{STB}	Unti	-	
LP00 → XCLR falling	T _{CLR}	128	-	cycle
3.3 V power shut down → 1.8 V power shut down	T4	0	-	ns
1.8 V power shut down → 1.2 V power shut down	T5	0	-	ns
Shut down time of all power supply	T6	-	200	ms

SONY IMX225LQR

Sensor Setting Flow


Setting Flow in Sensor Slave Mode

The figure below shows operating flow in sensor slave mode.

For details of "Power-on" to "Reset cancel", see the item of "Power-on sequence" in this section.

For details of "Standby cancel" until "Wait for image stabilization", see the item of "Standby mode".

"Standby setting (power save mode) can be made by setting the STANDBY register to "1" during "Operation".



Sensor Setting Flow (Sensor Slave Mode)

Setting Flow in Sensor Master Mode


The figure below shows operating flow in sensor master mode.

For details of "Power-on" to "Reset cancel", see the item of "Power on sequence" in this section.

For details of "Standby cancel" until "Wait for image stabilization", see the item of "Standby mode".


In master mode, "Master mode start" by setting register XMSTA to "0" after "Waiting for internal regulator stabilization"

"Standby setting (power save mode) can be made by setting the STANDBY register to "1" during "Operation". This time, set "master mode stop" by setting XMSTA to "1".



Sensor Setting Flow (Sensor Master Mode)

Peripheral Circuit



Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party and other right due to same.

Spor Pixel Specifications

 $(\text{AV}_{\text{DD}} = 3.3 \text{ V}, \ \text{OV}_{\text{DD}} = 1.8 \text{ V}, \ \text{DV}_{\text{DD}} = 1.2 \text{ V}, \ \text{Tj} = 60 \ ^{\circ}\text{C}, \ 30 \text{ frame/s}, \ \text{Gain: 0 dB})$

		Maximum distorted pixels in each zone				Measurement	
Type of distortion	Level	0 to II'	Effective OB	III	Ineffective OB	method	Remarks
Black or white	30 % ≤ D	TBD		No evaluation		1	
pixels at high light	30 % <u><</u> D	טטו	CI	criteria applied		I	
White pixels	5.6 mV ≤ D	TBD		No evaluation criteria applied		2	1/30 s storage
in the dark	5.6 IIIV <u><</u> D						
Black pixels at	D < TBD mV	0	N	No evaluation		3	
signal saturated	D <u><</u> TBD mV	0	criteria applied		3		

Note) 1. Zone is specified based on all-pixel drive mode

- 2. D Spot pixel level
- 3. See the Spot Pixel Pattern Specifications for the specifications in which pixel and black pixel are close.

Zone Definition

TBD

Notice on White Pixels Specifications

After delivery inspection of CMOS image sensors, cosmic radiation may distort pixels of CMOS image sensors, and then distorted pixels may cause white point effects in dark signals in picture images. (Such white point effects shall be hereinafter referred to as "White Pixels".) Unfortunately, it is not possible with current scientific technology for CMOS image sensors to prevent such White Pixels. It is recommended that when you use CMOS image sensors, you should consider taking measures against such White Pixels, such as adoption of automatic compensation systems for White Pixels in dark signals and establishment of quality assurance standards. Unless the Seller's liability for White Pixels is otherwise set forth in an agreement between you and the Seller, Sony Corporation or its distributors (hereinafter collectively referred to as the "Seller") will, at the Seller's expense, replace such CMOS image sensors, in the event the CMOS image sensors delivered by the Seller are found to be to the Seller's satisfaction, to have over the allowable range of White Pixels as set forth above under the heading "Spot Pixels Specifications", within the period of three months after the delivery date of such CMOS image sensors from the Seller to you; provided that the Seller disclaims and will not assume any liability after you have incorporated such CMOS image sensors into other products. Please be aware that Seller disclaims and will not assume any liability for (1) CMOS image sensors fabricated, altered or modified after delivery to you, (2) CMOS image sensors incorporated into other products, (3) CMOS image sensors shipped to a third party in any form whatsoever, or (4) CMOS image sensors delivered to you over three months ago. Except the above mentioned replacement by Seller, neither Sony Corporation nor its distributors will assume any liability for White Pixels. Please resolve any problem or trouble arising from or in connection with White Pixels at your costs and expenses.

[For Your Reference] The Annual Number of White Pixels Occurrence

The chart below shows the predictable data on the annual number of White Pixels occurrence in a single-story building in Tokyo at an altitude of 0 meters. It is recommended that you should consider taking measures against the annual White Pixels, such as adoption of automatic compensation systems appropriate for each annual number of White Pixels occurrence.

The data in the chart is based on records of past field tests, and signifies estimated number of White Pixels calculated according to structures and electrical properties of each device. Moreover, the data in the chart is for your reference purpose only, and is not to be used as part of any CMOS image sensor specifications.

Example of Annual Number of Occurrence

White Pixel Level (in case of integration time = $1/30 \text{ s}$) (Tj = $60 ^{\circ}\text{C}$)	Annual number of occurrence		
5.6 mV or higher	TBD pcs		
10.0 mV or higher	TBD pcs		
24.0 mV or higher	TBD pcs		
50.0 mV or higher	TBD pcs		
72.0 mV or higher	TBD pcs		

- Note 1) The above data indicates the number of White Pixels occurrence when a CMOS image sensor is left for a year.
- Note 2) The annual number of White Pixels occurrence fluctuates depending on the CMOS image sensor storage environment (such as altitude, geomagnetic latitude and building structure), time (solar activity effects) and so on. Moreover, there may be statistic errors. Please take notice and understand that this is an example of test data with experiments that have being conducted over a specific time period and in a specific environment.
- Note 3) This data does not guarantee the upper limits of the number of White Pixels occurrence.

For Your Reference:

The annual number of White Pixels occurrence at an altitude of 3,000 meters is from 5 to 10 times more than that at an altitude of 0 meters because of the density of the cosmic rays. In addition, in high latitude geographical areas such as London and New York, the density of cosmic rays increases due to a difference in the geomagnetic density, so the annual number of White Pixels occurrence in such areas approximately doubles when compared with that in Tokyo.


Measurement Method for Spot Pixels

After setting to standard imaging condition II, and the device driver should be set to meet bias and clock voltage conditions. Configure the drive circuit according to the example and measure.

1. Black or white pixels at high light

After adjusting the luminous intensity so that the average value VG of the Gb / Gr signal outputs is TBD mV, measure the local dip point (black pixel at high light, V_{IB}) and peak point (white pixel at high light, V_{IK}) in the Gr / Gb / R / B signal output Vi (i = Gr / Gb / R / B), and substitute the value into the following formula.

Spot pixel level D = ((ViB or Vik) / Average value of Vi) x 100 [%]



Signal output waveform of R / G / B channel

2. White pixels in the dark

Set the device to a dark setting and measure the local peak point of the signal output waveform, using the average value of the dark signal output as a reference.

3. Black pixels at signal saturated

Set the device to operate in saturation and measure the local dip point, using the OB output as a reference.



R/G/B各チャネル信号出力波形

Spor Pixel Pattern Specification

White Pixel, Black Pixel and Bright Pixel are judged from the pattern whether they are allowed or rejected, and counted.

List of White Pixel, Black Pixel and Bright Pixel Pattern

No.	Pattern R G B	It provides by color filter array described in the left.	White pixel Black pixel Bright pixel
1		Same color	Rejected
2		Same color	Rejected

- Note) 1."●" shows the position of white pixel, black pixel and bright pixel.

 White pixel, black pixel and bright pixel are specified separately according the pattern.

 (Example: If a black pixel and a white pixel is in the pattern No.1 respectively, they are not judged to be rejected.)
 - 2. When one or more spot pixels indicated "Rejected" is selected and removed.
 - 3. Spot pixels other than described in the table above are all counted including the number of allowable spot pixels by zone.

SONY

IMX225LQR

Marking

TBD

Notes On Handling

1. Static charge prevention

Image sensors are easily damaged by static discharge. Before handling be sure to take the following protective measures.

- (1) Either handle bare handed or use non-chargeable gloves, clothes or material. Also use conductive shoes.
- (2) Use a wrist strap when handling directly.
- (3) Install grounded conductive mats on the floor and working table to prevent the generation of static electricity.
- (4) Ionized air is recommended for discharge when handling image sensors.
- (5) For the shipment of mounted boards, use boxes treated for the prevention of static charges.

2. Protection from dust and dirt

Image sensors are packed and delivered with care taken to protect the element glass surfaces from harmful dust and dirt. Clean glass surfaces with the following operations as required before use.

- (1) Perform all lens assembly and other work in a clean environment (class 1000 or less).
- (2) Do not touch the glass surface with hand and make any object contact with it. If dust or other is stuck to a glass surface, blow it off with an air blower. (For dust stuck through static electricity, ionized air is recommended.)
- (3) Clean with a cotton swab with ethyl alcohol if grease stained. Be careful not to scratch the glass.
- (4) Keep in a dedicated case to protect from dust and dirt. To prevent dew condensation, preheat or precool when moving to a room with great temperature differences.
- (5) When a protective tape is applied before shipping, remove the tape applied for electrostatic protection just before use. Do not reuse the tape.

3. Installing (attaching)

- (1) If a load is applied to the entire surface by a hard component, bending stress may be generated and the package may fracture, etc., depending on the flatness of the bottom of the package. Therefore, for installation, use either an elastic load, such as a spring plate, or an adhesive.
- (2) The adhesive may cause the marking on the rear surface to disappear.
- (3) If metal, etc., clash or rub against the package surface, the package may chip or fragment and generate dust.
- (4) Acrylate anaerobic adhesives are generally used to attach this product. In addition, cyanoacrylate instantaneous adhesives are sometimes used jointly with acrylate anaerobic adhesives to hold the product in place until the adhesive completely hardens. (Reference)
- (5) Note that the sensor may be damaged when using ultraviolet ray and infrared laser for mounting it.


SONY IMX225LQR

4. Recommended reflow soldering conditions

TBD

Package Outline

(Unit: mm)



Revision History

Date of change	Revision	Page	Contain of Change	
18-Jul-14	0.1	-	First edition	
	0.2		23	Added the spectral sensitivity characteristics.
18-Aug-14		24	Update the value of 1Digit.	
		87, 88	Corrected to minimum number of the register SHS (0 to 2).	
		113	Added the package outline (TENTATIVE).	