Diagonal 6.23 mm (Type 1/2.9) CMOS Image Sensor with Square Pixel for Color Cameras

IMX322LQJ-C

Description

The IMX322LQJ-C is a diagonal 6.23 mm (Type 1/2.9) CMOS active pixel type image sensor with a square pixel array and approximately 2.12 M active pixels. This chip operates with analog 2.7 V, digital 1.2 V, and interface 1.8 V triple power supplies. High sensitivity, low dark current and no smear are achieved through the adoption of R, G and B primary color pigment mosaic filters. This chip features an electronic shutter with variable integration time. (Applications: Consumer use drive recorder, Consumer use network camera)

Features

- CMOS active pixel type dots
- Input clock frequency: 37.125 MHz
- Readout mode HD1080 p mode HD720 p mode
- ◆ Variable-speed shutter function (Minimum unit: One horizontal sync signal period (1XHS))
- H driver, V driver and serial communication circuit on chip
- ♦ CDS/PGA on chip
 0 dB to 24 dB:
 24.3 dB to 42 dB:
 Analog Gain 24 dB (step pitch 0.3 dB)
 Analog Gain 24 dB + Digital Gain 0.3 to 18 dB (step pitch 0.3 dB)
- ◆ 10-bit/12-bit A/D converter on-chip
- CMOS logic parallel SDR Data-Clock output
- ♦ R, G, B primary color pigment mosaic filters on chip
- Recommended lens F value: 2.8 or more (close side)
- ♦ Recommended exit pupil distance: –30 mm to –∞



* Exmor is a trademark of Sony Corporation. The Exmor is a version of Sony's high performance CMOS image sensor with high-speed processing, low noise and low power dissipation by using column-parallel A/D conversion.

Sony reserves the right to change products and specifications without prior notice.

This information does not convey any license by any implication or otherwise under any patents or other right.

Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Device Structure

- ♦ CMOS image sensor
- Image size Diagonal 6.23 mm (Type 1/2.9)
- ♦ Total number of pixels 2000 (H) × 1121 (V) approx. 2.24 M pixels
- Number of effective pixels
 1984 (H) × 1105 (V) approx. 2.19 M pixels
- Number of active pixels
 1936 (H) × 1097 (V) approx. 2.12 M pixels
- Number of recommended recording pixels 1920 (H) × 1080 (V) approx. 2.07 M pixels
- Unit cell size
 2.8 μm (H) × 2.8 μm (V)
- ♦ Optical black Horizontal (H) direction:
 ▶ Vertical (V) direction:
 ▶ Front 16 pixels, rear 0 pixels
 ▶ Front 16 pixels, rear 0 pixels
- Dummy Horizontal (H) direction: Vertical (V) direction:
- Substrate material Silicon

Front 0 pixels, rear 0 pixels Front 7 pixels, rear 0 pixels

Absolute Maximum Ratings

Supply voltage (analog 2.7 V)	AV _{DD}	–0.3 to +3.3	V
Supply voltage (digital 1.2 V)	DV_DD	-0.3 to +2.0	V
Supply voltage (digital 1.8 V)	OV_{DD}	-0.3 to +3.3	V
Input voltage (digital)	VI	–0.3 to OV_{DD} +0.3	V
Output voltage (digital)	Vo	–0.3 to OV_{DD} +0.3	V
Guaranteed Operating temperature	Topr	-30 to +75	°C
Guaranteed storage temperature	Tstg	-40 to +80	°C
Guaranteed performance temperature	Tspc	-10 to +60	°C

Recommended Operating Conditions

Supply voltage (analog 2.7 V)	AV_{DD}	2.7 ± 0.1	V
Supply voltage (digital 1.2 V)	DV_DD	1.2 ± 0.1	V
Supply voltage (digital 1.8 V)	OV_DD	1.8 ± 0.1	V
Input voltage (digital)	VI	-0.1 to OV_{DD} +0.1	V
Output voltage (digital)	Vo	-0.1 to OV _{DD} +0.1	V

USE RESTRICTION NOTICE

This USE RESTRICTION NOTICE ("Notice") is for customers who are considering or currently using the image sensor products ("Products") set forth in this specifications book. Sony Corporation ("Sony") may, at any time, modify this Notice which will be available to you in the latest specifications book for the Products. You should abide by the latest version of this Notice. If a Sony subsidiary or distributor has its own use restriction notice on the Products, such a use restriction notice will additionally apply between you and the subsidiary or distributor. You should consult a sales representative of the subsidiary or distributor of Sony on such a use restriction notice when you consider using the Products.

Use Restrictions

- The Products are intended for incorporation into such general electronic equipment as office products, communication products, measurement products, and home electronics products in accordance with the terms and conditions set forth in this specifications book and otherwise notified by Sony from time to time.
- You should not use the Products for critical applications which may pose a life- or injury-threatening risk or are highly likely to cause significant property damage in the event of failure of the Products. You should consult your sales representative beforehand when you consider using the Products for such critical applications. In addition, you should not use the Products in weapon or military equipment.
- Sony disclaims and does not assume any liability and damages arising out of misuse, improper use, modification, use of the Products for the above-mentioned critical applications, weapon and military equipment, or any deviation from the requirements set forth in this specifications book.

Design for Safety

• Sony is making continuous efforts to further improve the quality and reliability of the Products; however, failure of a certain percentage of the Products is inevitable. Therefore, you should take sufficient care to ensure the safe design of your products such as component redundancy, anti-conflagration features, and features to prevent mis-operation in order to avoid accidents resulting in injury or death, fire or other social damage as a result of such failure.

Export Control

• If the Products are controlled items under the export control laws or regulations of various countries, approval may be required for the export of the Products under the said laws or regulations. You should be responsible for compliance with the said laws or regulations.

No License Implied

• The technical information shown in this specifications book is for your reference purposes only. The availability of this specifications book shall not be construed as giving any indication that Sony and its licensors will license any intellectual property rights in such information by any implication or otherwise. Sony will not assume responsibility for any problems in connection with your use of such information or for any infringement of third-party rights due to the same. It is therefore your sole legal and financial responsibility to resolve any such problems and infringement.

Governing Law

• This Notice shall be governed by and construed in accordance with the laws of Japan, without reference to principles of conflict of laws or choice of laws. All controversies and disputes arising out of or relating to this Notice shall be submitted to the exclusive jurisdiction of the Tokyo District Court in Japan as the court of first instance.

Other Applicable Terms and Conditions

• The terms and conditions in the Sony additional specifications, which will be made available to you when you order the Products, shall also be applicable to your use of the Products as well as to this specifications book. You should review those terms and conditions when you consider purchasing and/or using the Products.

CONTENTS


Description	
Features	1
Device Structure	2
Absolute Maximum Ratings	3
Recommended Operating Conditions	3
USE RESTRICTION NOTICE	4
Chip Center and Optical Center	7
Pixel Arrangement	8
Block Diagram and Pin Configuration	
Pin Description	10
Electrical Characteristics	
DC Characteristics	
Current Consumption	
AC Characteristics	13
Master clock (INCK)	
XVS and XHS Input Characteristics (In Slave Mode)	
XVS, XHS Output Characteristics (In Master Mode)	1 <i>1</i>
Serial Communication (4-wire Serial)	14
Serial Communication (4-wife Serial)	16
DCK and DO Output Characteristics	10
I/O Equivalent Circuit Diagram	10
Spectral Sensitivity Characteristics	10
Image Sensor Characteristics	19
	20
Zone Definition of Video Signal Shading	20
Image Sensor Characteristics Measurement Method	
Measurement Conditions	21
Color Coding of this Image Sensor and Readout	21
Definition of standard imaging conditions	21
Measurement Method	
Setting Registers with Serial Communication	23
Description of Setting Registers (4-wire)	23
Register Communication Timing	23
Register Write and Read	
Description of Setting Registers (I ² C)	25
Register Communication Timing	25
Register Hold Setting	26
Communication Protocol	27
Register Write and Read in I ² C Communication	28
Register Map	31
I ² C only	31
Chip ID: 02h	
Chip ID: 03h	
Readout Drive Mode	
Sync Code	
Sync Code Output Timing	
Image Data Output Format	
HD1080 p Mode	
HD720p mode	
Description of Various Functions	
Standby mode	
Slave Mode and Master Mode	
XHSLNG Selection	
XVSLNG Selection	
Gain Adjustment Function	
Black Level Adjustment Function	53
Vertical Normal Operation and Inverted Drive	
Shutter and Integration Time Settings	
Normal Exposure Operation (Controlling the Integration Time in 1H Units)	55
Long Exposure Operation (Control by Expanding the Number of Lines per Frame)	56
Long Exposure Operation (Controlling the Integration Time in Frame Units)	57
Example of Integration Time Setting	58

IMX322LQJ-C

SONY

Shutter Break Function	59
Output Signal Interface Control	61
Output Signal Range	62
Mode Transitions	63
Power-on/off Sequence	64
Power-on Sequence	64
Power-off Sequence	65
Serial Communication Period after Sensor Reset	66
Slave mode	66
Master mode	67
Peripheral Circuit	68
Power pins	68
Signal pins	
Spot Pixel Specifications	70
Zone Definition	
Notice on White Pixels Specifications	71
Measurement Method for Spot Pixels	72
Spot Pixel Pattern Specifications	73
CRA Characteristics	74
Marking	75
Notes On Handling	76
Package Outline	78


Chip Center and Optical Center




Optical Center

Pixel Arrangement


(Top View)





Block Diagram and Pin Configuration

(Top View)



Block Diagram

-	L	к	J	н	G	F	Е	D	С	В	Α
1	N.C.	N.C.	TEST7	DO0	DO2	DO4	DO6	DO8	DO10	N.C.	N.C.
2	N.C.	N.C.	DCK	DO1	DO3	DO5	DO7	DO9	DO11	N.C.	N.C.
3	XVS	INCK	VSSL	XCLR	XHS	VSSL	VSSL	VDDM	VDDM	VSSL	TEST3
4	VDDL	VSSL	VSSL	VDDL				VDDL	VSSL	VSSL	VDDL
5	VDDH	VSSH	VSSL	VDDL	IN	MX32	2	VSSH	VDDH	VSSL	VDDL
6	VDDH	VSSH	VSSL	VDDL	TC)P Vi	ew	VDDH	SDI	SDO	SCK
7	VDDH	VSSH	VSSH	VDDH2				XMASTER	TEST2	VSSM	VDDM
8	VDDH	VSSH	VSSL	VDDL	VDDL	VDDL	VSSM	TEST1	XCE	VSSH	VDDH
9	TEST6	N.C.	Vcap2	VSSL	VSSL	VSSL	VSSM	TEST4	VCP	N.C.	N.C.
10	N.C.	N.C.	Vcap1	VSSH	VSSH	VDDH	VDDH	TEST5	VRL	N.C.	N.C.

Pin Configuration

Pin Description

No.	Pin. No.	I/O	Analog/ Digital	Symbol	Description	Remarks
1	A1	_	_	N.C.	Not connected.	OPEN
2	A2	_	—	N.C.	Not connected.	OPEN
3	A3	TEST	D	TEST3	Test	Low level fixed
4	A4	Power	D	VDDL	1.2 V power supply	
5	A5	Power	D	VDDL	1.2 V power supply	
6	A6	I	D	SCK/SCL	Serial I/F (Communication clock input)	
7	A7	Power	D	VDDM	1.8 V power supply	
8	A8	Power	А	VDDH	2.7 V power supply	
9	A9	_	_	N.C.	Not connected.	OPEN
10	A10	_	_	N.C.	Not connected.	OPEN
11	B1	_	_	N.C.	Not connected.	OPEN
12	B2	_	_	N.C.	Not connected.	OPEN
13	B3	GND	D	VSSL	1.2 V GND	
14	B4	GND	D	VSSL	1.2 V GND	
15	B5	GND	D	VSSL	1.2 V GND	
16	B6	0	D	SDO	Serial I/F (Register value output)	
17	B7	GND	D	VSSM	1.8 V GND	
18	B8	GND	А	VSSH	2.7 V GND	
19	B9	_	_	N.C.	Not connected.	OPEN
20	B10	_	_	N.C.	Not connected.	OPEN
21	C1	0	D	DO10	Digital output	
22	C2	0	D	DO11	Digital output	
23	C3	Power	D	VDDM	1.8 V power supply	
24	C4	GND	D	VSSL	1.2 V GND	
25	C5	Power	А	VDDH	2.7 V power supply	
26	C6	I	D	SDI/SDA	Serial I/F (Register value input)	
27	C7	TEST	D	TEST2	Test	Low level fixed
28	C8	Ι	D	XCE	Serial I/F (Communication enable)	When I ² C communication, fixed to high.
29	C9	0	А	VCP	Connected to VRL	Connected to an external capacitor.
30	C10	I	А	VRL	Connected to VCP	Connected to an external capacitor.
31	D1	0	D	DO8	Digital output	
32	D2	0	D	DO9	Digital output	
33	D3	Power	D	VDDM	1.8 V power supply	
34	D4	Power	D	VDDL	1.2 V power supply	
35	D5	GND	А	VSSH	2.7 V GND	
36	D6	Power	А	VDDH	2.7 V power supply	
37	D7	I	D	XMASTER	Slave Mode: High Master Mode: Low	High:1.8 V Low:GND
38	D8	TEST	D	TEST1	Test	10 kΩ Pull-Up
39	D9	TEST	D	TEST4	Test	OPEN
40	D10	TEST	D	TEST5	Test	OPEN
41	E1	0	D	DO6	Digital output	
42	E2	0	D	DO7	Digital output	
43	E3	GND	D	VSSL	1.2 V GND	
44	E8	GND	D	VSSM	1.8 V GND	
45	E9	GND	D	VSSM	1.8 V GND	
46	E10	Power	А	VDDH	2.7 V power supply	

No.	Pin. No.	I/O	Analog/ Digital	Symbol	Description	Remarks
47	F1	0	D	DO4	Digital output	
48	F2	0	D	DO5	Digital output	
49	F3	GND	D	VSSL	1.2 V GND	
50	F8	Power	D	VDDL	1.2 V power supply	
51	F9	GND	D	VSSL	1.2 V GND	
52	F10	Power	A	VDDH	2.7 V power supply	
53	G1	0	D	DO2	Digital output	
54	G2	0	D	DO3	Digital output	
55	G3	I/O	D	XHS	Horizontal sync signal input/output Slave mode : Input, Master mode : Output	
56	G8	Power	D	VDDL	1.2 V power supply	
57	G9	GND	D	VSSL	1.2 V GND	
58	G10	GND	А	VSSH	2.7 V GND	
59	H1	0	D	DO0	Digital output	
60	H2	0	D	DO1	Digital output	
61	H3	I	D	XCLR	System clear	
62	H4	Power	D	VDDL	1.2 V power supply	
63	H5	Power	D	VDDL	1.2 V power supply	
64	H6	Power	D	VDDL	1.2 V power supply	
65	H7	Power	А	VDDH	2.7 V power supply	
66	H8	Power	D	VDDL	1.2 V power supply	
67	H9	GND	D	VSSL	1.2 V GND	
68	H10	GND	A	VSSH	2.7 V GND	
69	J1	0	D	TEST7	Test	
70	J2	0	D	DCK	Clock output.	
71	J3	GND	D	VSSL	1.2 V GND	
72	J4	GND	D	VSSL	1.2 V GND	
73	J5	GND	D	VSSL	1.2 V GND	
74	J6	GND	D	VSSL	1.2 V GND	
75	J7	GND	А	VSSH	2.7 V GND	
76	J8	GND	D	VSSL	1.2 V GND	
77	J9	TEST	A	Vcap2	Test	Connected to an external capacitor.
78	J10	TEST	A	Vcap1	Test	Connected to an external capacitor.
79	K1	_	—	N.C.	Not connected.	OPEN
80	K2			N.C.	Not connected.	OPEN
81 82	K3 K4	l GND	D	INCK VSSL	Master clock 1.2 V GND	
83	K4 K5	GND	A	VSSL	2.7 V GND	
84	K6	GND	A	VSSH	2.7 V GND	
85	K7	GND	A	VSSH	2.7 V GND	
86	K8	GND	A	VSSH	2.7 V GND	
87	K9		—	N.C.	Not connected.	OPEN
88	K10			N.C.	Not connected.	OPEN
89	L1	_	_	N.C.	Not connected.	OPEN
90	L2	_	_	N.C.	Not connected.	OPEN
91	L3	I/O	D	XVS	Vertical sync signal input/output Slave mode : Input , Master mode : Output	
92	L4	Power	D	VDDL	1.2 V power supply	
93	L5	Power	А	VDDH	2.7 V power supply	
94	L6	Power	А	VDDH	2.7 V power supply	
95	L7	Power	A	VDDH	2.7 V power supply	
96	L8	Power	A	VDDH	2.7 V power supply	00514
97	L9	TEST	D	TEST6	Test	OPEN
98	L10	—	—	N.C.	Not connected.	OPEN

Electrical Characteristics

The electrical characteristics of this device is shown below.

DC Characteristics

ltem		Pin	Symbol	Conditions	Min.	Тур.	Max.	Unit
	Analog	V _{DD} H	AV _{DD}	—	2.6	2.7	2.8	V
Supply voltage	Disital	V _{DD} M	OV _{DD}	—	1.7	1.8	1.9	V
	Digital	V _{DD} L	DV_{DD}	—	1.1	1.2	1.3	V
		XHS XVS XCLR INCK	V _{IH}	XVS/XHS:	0.8OV _{DD}		_	V
Digital input volt	Digital input voltage		VIL	In slave mode	_	_	0.20V _{DD}	V
		DO [11:0]	V _{OH}	CMOS output I _{OH} = -4 mA	OV _{DD} – 0.4	_	—	V
			V _{OL}	CMOS output I _{OL} = 4 mA	—	_	0.4	V
Digital output voltage		XHS V _{OH}		XVS/XHS: In	OV _{DD} – 0.4	_	_	V
		XVS SDO	V _{OL}	master mode, CMOS output	_	_	0.4	V

Current Consumption


Item, conditions	Pin	Symbol	Тур.	Max.	Unit
	V _{DD} H	IAV _{DD}	36	55	
HD1080 p mode 10 bit/12 bit 30 frame/s	V _{DD} L	IDV _{DD}	38	69	mA
	V _{DD} M	IOV _{DD}	36	55	
	V _{DD} H	IAV _{DD} _STB	3	90	
Standby current	V _{DD} L	$IDV_{DD}STB$	400	3200	μA
	V _{DD} M	IOV _{DD} _STB	5	280	

Typ.: AV_{DD} = 2.7 V, OV_{DD} = 1.8 V, DV_{DD} = 1.2 V, Tj = 25 °C Max.: AV_{DD} = 2.8 V, OV_{DD} = 1.9 V, DV_{DD} = 1.3 V, Tj = 60 °C

Standard luminous intensity: Luminous intensity at standard imaging condition I Saturated luminous intensity: Luminous intensity when the sensor is saturated Standby current: Tj = 60 °C, INCK = 0 V

AC Characteristics


Master clock (INCK)



Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
INCK clock frequency	f _{INCK}	*1	37.125	*1	MHz	
INCK Low level width	t _{WLINCK}	10.3	—		ns	
INCK High level width	t _{WHINCK}	10.3	—	_	ns	
INCK clock duty	—	45	50	55	%	Defined with $0.5 \times OV_{DD}$

^{*1} The INCK fluctuation affects the frame rate. The sensor does not operate with specified frame rate except for typical value.

XVS and XHS Input Characteristics (In Slave Mode)




Item	Symbol	Min.	Тур.	Max.	Unit
XVS fall time	tf	—		5	ns
XVS rise time	tr	—	_	5	ns
XHS fall time	tf	—	-	5	ns
XHS rise time	tr	—	_	5	ns
XVS, XHS input setup time	t _{VHSU}	0			ns
XVS, XHS input hold time	t _{VHHLD}	5			ns
XVS Low level pulse width	t _{WLXVS}	4	-	100	INCK
XHS Low level pulse width	t _{WLXHS}	4		100	INCK
XVS-XHS fall delay	t _{VHDLY}			1	INCK

XVS, XHS Output Characteristics (In Master Mode)

* XVS and XHS cannot be used for the sync signal to pixels. Be sure to detect sync code to detect the start of effective pixels in 1 line. For the output waveforms in master mode, see the item of "Slave Mode and Master Mode"


Serial Communication (4-wire Serial)



(Output load capacitance: 8 pF)

Item	Symbol	Min.	Тур.	Max.	Unit
SCK clock frequency	f _{SCK}	—	13.5	_	MHz
XCLR Low level pulse width	t _{WLXCLR}	500	—	_	ns
XCE effective margin	t _{ENXCE}	100	—	_	ns
XCE input setup time	t _{SUXCE}	20	—	_	ns
XCE input hold time	t _{HDXCE}	20	—	_	ns
XCE High level pulse width	t _{WLXCE}	20	—	_	ns
SDI input setup time	t _{SUSDI}	10	—	_	ns
SDI input hold time	t _{HDSDI}	10	—	_	ns
SDO output setup time	t _{SUSDO}	_	_	25	ns
SDO output hold time	t _{HDSDO}	0	—	_	ns


Serial Communication (I²C)



Item	Symbol	Standard mode		Fast mode		Unit
	Symbol	Min.	Max.	Min.	Max.	Unit
(SCL · SDA) Low level input voltage	VIL	-0.3	-0.20V _{DD}	-0.3	$0.20V_{DD}$	V
(SCL · SDA) High level input voltage	VIH	$0.80V_{DD}$	1.9	$0.80V_{DD}$	1.9	V
(SDA) Low level output voltage	V _{CL}	0	$0.20V_{\text{DD}}$	0	$0.20V_{\text{DD}}$	V
(SDA) High level output voltage	V _{CH}	$0.80V_{DD}$		$0.80V_{DD}$		V

litere	C: maked	Standa	rd mode	Fast	mode	1.1
Item	Symbol	Min.	Max.	Min.	Max.	- Unit
SCL clock frequency	f _{SCL}	0	100	0	400	kHz
Hold time (start condition)	t _{HD;STA}	0.4	—	0.6	_	μs
Low level of the SCL clock	t _{LOW}	4.7	—	1.3	_	μs
High level of the SCL clock	t _{HIGH}	4.0		0.6	_	μs
Setup time (repstart condition)	t _{SU;STA}	4.7		0.6	_	μs
Data hold time	t _{HD;DAT}	3	3450	3	900	ns
Data setup time	t _{SU;DAT}	250		100	_	ns
Rise time (SDA and SCL)	tr	_	1000	20+0.1Cb	300	ns
Fall time (SDA and SCL)	t _f	_	300	20+0.1Cb	300	ns
Setup time (stop condition)	t _{su;sто}	4.0		0.6		μs
Bus free time between	t _{BUF}	4.7		1.3		μs
Stop and Start condition	Cb		400		400	pF

DCK and DO Output Characteristics



(Output load capacitance: 8 pF)

Item	Symbol	Min	Тур.	Max.	Unit
DCK clock frequency	f _{DCK}	—	INCK	—	MHz
DCK clock duty	—	40	50	60	%
Maximum skew between DCK and DO*	t _{skmaxdos}	—		2	ns
Minimum skew between DCK and DO*	t _{skmindos}	—	_	2	ns

The DCK frequency is the same as that of INCK when the FRSEL is set to 1.

I/O Equivalent Circuit Diagram

□: External pin

Symbol	Equivalent circuit	Symbol	Equivalent circuit
INCK		XVS/XHS	Digital I/O
XCLR		SDO	Digital output
TEST4 TEST5 TEST6 Vcap1 Vcap2	Analog Output	SDI SCK XCE	Digital input VssL1 VssL1
VRL VCP	VRL VCP 777 VssH1, 2	TEST1	VDDM VDDM Pull-up TEST1
TEST2	TEST2	TEST3	TEST3
DOx DCK	Digital output		·

Spectral Sensitivity Characteristics

(Excludes lens characteristics and light source characteristics.)




Image Sensor Characteristics

Item		Symbol	Min.	Тур.	Max.	Unit	Measurement method	Remarks
G sensitivity		Sg	1888 (420)	2293 (510)	_	Digit (mV)	1	1/30 s integration
Consitivity rotio	R/G	Rr	0.46		0.61	_	0	
Sensitivity ratio	B/G	Rb	0.34	_	0.49	_	2	
Saturation signal	Zone0-II' ^{*3}	Vsat2D	3651 (812)	_	_	Digit (mV)	3	Tj = 60 °C
Video signal shading	Zone0-II' ^{*3}	SH2D	_		25	%	4	

 $(AV_{DD} = 2.7 \text{ V}, OV_{DD} = 1.8 \text{ V}, DV_{DD} = 1.2 \text{ V}, Tj = 60 \degree C, HD1080p 12 \text{ bits } 19.64 \text{ frame/s, Gain: } 0 \text{ dB})$

^{*1} Conversion is executed with 1 digit = 0.890 mV for 10-bit output and 1 digit = 0.2224 mV for 12-bit output.

^{*2} The video signal shading is the measured value in the wafer status (including color filter) and does not include the seal glass characteristics.

^{*3} See the Zone Definition of Video Signal Shading (diagram below) for Zone.

Zone Definition of Video Signal Shading




Image Sensor Characteristics Measurement Method

Measurement Conditions

In the following measurements, the device drive conditions are at the typical values of the bias conditions and clock voltage conditions.

In the following measurements, spot pixels are excluded and, unless otherwise specified, the optical black (OB) level is used as the reference for the signal output, which is taken as the value of the Gr/Gb channel signal output or the R/B channel signal output of the measurement system.

Color Coding of this Image Sensor and Readout

The primary color filters of this image sensor are arranged in the layout shown in the figure below. Gr and Gb represent the G signal on the same line as the R and B signals, respectively. The Gb signal and B signal lines and the R signal and Gr signal lines are output successively.

Gb	В	Gb	в
R	Gr	R	Gr
Gb	В	Gb	в
R	Gr	R	Gr

Color Coding Diagram

Definition of standard imaging conditions

♦ Standard imaging condition I:

Use a pattern box (luminance: 706 cd/m^{2,} color temperature of 3200 K halogen source) as a subject. (Pattern for evaluation is not applicable.) Use a testing standard lens with CM500S (t = 1.0 mm) as an IR cut filter and image at F5.6. The luminous intensity to the sensor receiving surface at this point is defined as the standard sensitivity testing luminous intensity.

Standard imaging condition II:

Image a light source (color temperature of 3200 K) with a uniformity of brightness within 2 % at all angles. Use a testing standard lens with CM500S (t = 1.0 mm) as an IR cut filter. The luminous intensity is adjusted to the value indicated in each testing item by the lens diaphragm.

Standard imaging condition III:

Image a light source (color temperature of 3200 K) with a uniformity of brightness within 2 % at all angles. Use a testing standard lens (exit pupil distance -30 mm) with CM500S (t = 1.0 mm) as an IR cut filter. The luminous intensity is adjusted to the value indicated in each testing item by the lens diaphragm.

Measurement Method

1. Sensitivity

Set the measurement condition to the standard imaging condition I. After setting the electronic shutter mode with a shutter speed of 1/100 s, measure the Gr and Gb signal outputs (VGr, VGb) at the center of the screen, and substitute the values into the following formula.

 $Sg = (VGr + VGb) / 2 \times 100 / 30 [mV]$

2. Sensitivity ratio

Set the measurement condition to the standard imaging condition II. After adjusting the average value of the Gr and Gb signal outputs to 510 mV, measure the R signal output (VR [mV]), the Gr and Gb signal outputs (VGr, VGb [mV]) and the B signal output (VB [mV]) at the center of the screen in frame readout mode, and substitute the values into the following formulas.

VG = (VGr + VGb) / 2Rr = VR / VG Rb = VB / VG

3. Saturation signal

Set the measurement condition to the standard imaging condition II. After adjusting the luminous intensity to 20 times the intensity with the average value of the Gr and Gb signal outputs, 510 mV, measure the average values of the Gr, Gb, R and B signal outputs.

4. Video signal shading

Set the measurement condition to the standard imaging condition III. With the lens diaphragm at F2.8, adjust the luminous intensity so that the average value of the Gr and Gb signal outputs is 510 mV. Then measure the maximum value (Gmax [mV]) and the minimum value (Gmin [mV]) of the Gr and Gb signal outputs, and substitute the values into the following formula.

SH = (Gmax – Gmin) / 510 × 100 [%]

Setting Registers with Serial Communication

This sensor can write and read the setting values of the various registers shown in the Register Map by 4-wire serial communication and I^2C communication. See the Register Map for the addresses and setting values to be set. Because the two communication systems are judged at the first communication, once they are judged, the communication cannot be switched until sensor reset. The pin for 4-wire serial communication and I^2C communication is shared, so the external pin XCE must be fixed to power supply side when using I^2C communication.

Some functions are set by different register according to communication method (4-wire / I²C).

Description of Setting Registers (4-wire)

The serial data input order is LSB-first transfer. The table below shows the various data types and descriptions.

Serial Data Transfer Order


Chip ID	Start address	Data	Data	Data	
(8 bit)	(8 bit)	(8 bit)	(8 bit)	(8 bit)	(8 bit)

Type and Description

Туре	Description
ChipID	02h: Write to the CID = 02h register 03h: Write to the CID = 03h register 82h: Read from the CID = 02h register 83h: Read from the CID = 03h register
Address	Designate the address according to the Register Map. When using a communication method that designates continuous addresses, the address is automatically incremented from the previously transmitted address.
Data	Input the setting values according to the Register Map.

Register Communication Timing


Perform register communication within the 6H period after the falling edge of XVS. Register setting values are reflected at the following timing. When communication is performed during the communication period shown in the figure below, items noted as "V" in the "Reflection timing" column of the Register Map are output in the state with the setting value reflected in the N frame. However, note that although the integration time setting is reflected in the N frame, it is reflected to shutter control after N frame readout, so the setting value is reflected to the output in the N + 1 frame. Items that are reflected instantly are reflected at the timing when communication is performed.




Register Reflection Timing

Register Write and Read

- Follow the communication procedure below when writing registers.
 - (1) Set XCE Low to enable the chip's communication function. Serial data input is executed using SCK and SDI.
 - (2) Transmit data in sync with SCK 1 bit at a time from the LSB using SDI. Transfer SDI in sync with the falling edge of SCK. (The data is loaded at the rising edge of SCK.)
 - (3) Input the Chip ID (CID = 02h or 03h) to the first byte. If the Chip ID differs, subsequent data is ignored.
 - (4) Input the start address to the second byte. The address is automatically incremented.
 - (5) Input the data to the third and subsequent bytes. The data in the third byte is written to the register address designated by the second byte, and the register address is automatically incremented thereafter when writing the data for the fourth and subsequent bytes. Normal register data is loaded to the inside of the sensor and established in 8-bit units.
 - (6) The register values starting from the register address designated by the second byte are output from the SDO pin. The register values before the write operation are output. The actual register values are the input data.
 - (7) Set XCE High to end communication.
- Follow the communication procedure below when reading registers.
 - (1) Set XCE Low to enable the chip's communication function. Serial data input is executed using SCK and SDI.
 - (2) Transmit data in sync with SCK 1 bit at a time from the LSB using SDI. Transfer SDI in sync with the falling edge of SCK. (The data is loaded at the rising edge of SCK.)
 - (3) Input Chip ID (CID = 82h or 83h) to the first byte. If the Chip ID differs, subsequent data is ignored.
 - (4) Input the start address to the second byte. The address is automatically incremented.
 - (5) Input data to the third and subsequent bytes. Input dummy data in order to read the registers. The dummy data is not written to the registers. To read continuous data, input the necessary number of bytes of dummy data.
 - (6) The register values starting from the register address designated by the second byte are output from the SDO pin. The input data is not written, so the actual register values are output.
 - (7) Set XCE High to end communication.
- Note) Even when changing register setting values during imaging, communication should finish within the 6H communication period. When writing data to multiple registers with discontinuous addresses, access to undesired registers can be avoided by repeating the above procedure multiple times. The figures on the following page show examples of transmission.




Communication Timing to Registers with Continuous Addresses



Communication Timing to Registers with Discontinuous Addresses

Description of Setting Registers (I²C)

The serial data input order is MSB-first transfer. The table below shows the various data types and descriptions.



Pin connection of serial communication

Slave address

MSB							LSB
0	0	1	1	0	1	0	R/W
D //// is data direction hit							

*R / W is data direction bit

R/W


R / W	Data direction			
0	Write (Master \rightarrow Sensor)			
1	Read (Sensor \rightarrow Master)			

I²C pin description

Symbol	Pin No.	Description	
SDA (common to SDI) C6		Serial data communication	
SCL (common to SCK) A6		Serial clock input	

Register Communication Timing

Perform register communication within the communication period shown below. Register setting values are reflected at the following timing. When communication is performed during the communication period shown in the figure below, items noted as "V" in the "Reflection timing" column of the Register Map are output in the state with the setting value reflected in the N frame. However, note that although the integration time setting is reflected in the N frame, it is reflected to shutter control after N frame readout, so the setting value is reflected to the output in the N + 1 frame. Items that are reflected instantly are reflected at the timing when communication is performed.




Register Reflection Timing

Register Hold Setting

Register setting can be transmitted with divided to several frames and it can be reflected globally at a certain frame by the register REGHOLD (address: 0104h [0]). Setting REGHOLD = 1 at the start of register communication period prevents the registers that are set thereafter from reflecting at the frame reflection timing. The registers that are set when setting REGHOLD = 1 are reflected globally by setting REGHOLD = 0 at the end of communication period of the desired frame to reflect the register.

Register hold register


Register details		Initial value	Sotting value	
Register name	Address	bit		Setting value
	01046	[0]	1	0h: Invalid
REGHOLD 0104h [0]		I	1h: Valid (register hold)	




Register Hold Setting

Communication Protocol


2-wire serial communication supports a 16-bit register address and 8-bit data message type.



Data is transferred serially, MSB first in 8-bit units. After each data byte is transferred, A (Acknowledge) / A (Negative Acknowledge) is transferred. Data (SDA) is transferred at the clock (SDL) cycle. SDA can change only while SCL is Low, so the SDA value must be held while SCL is High. The Start condition is defined by SDA changing from High to Low while SCL is High. When the Stop condition is not generated in the previous communication phase and Start condition for the next communication is generated, that Start condition is recognized as a Repeated Start condition.




Start Condition



Stop Condition

After transfer of each data byte, the Master or the sensor transmits an Acknowledge / Negative Acknowledge and release (does not drive) SDA. When Negative Acknowledge is generated, the Master must immediately generate the Stop Condition and end the communication.




Acknowledge and Negative Acknowledge

Register Write and Read in I²C Communication

Single Read from Random Location


The sensor has an index function that indicates which address it is focusing on. In reading the data at an optional single address, the Master must set the index value to the address to be read. For this purpose it performs dummy write operation up to the register address. The upper level of the figure below shows the sensor internal index value, and the lower level of the figure shows the SDA I/O data flow. The Master sets the sensor index value to M by designating the sensor slave address with a write request, then designating the address (M). Then, the Master generates the start condition. The Start Condition is generated without generating the Stop Condition, so it becomes the Repeated Start Condition. Next, when the Master sends the slave address with a read request, the sensor outputs an Acknowledge immediately followed by the index address data on SDA. After the Master receives the data, it generates a Negative Acknowledge and the Stop Condition to end the communication



Single Read from Random Location

Single Read from Current Location


After the slave address is transmitted by a write request, that address is designated by the next communication and the index holds that value. In addition, when data read / write is performed, the index is incremented by the subsequent Acknowledge / Negative Acknowledge timing. When the index value is known to indicate the address to be read, sending the slave address with a read request allows the data to be read immediately after Acknowledge. After receiving the data, the Master generates a Negative Acknowledge and the Stop Condition to end the communication, but the index value is incremented, so the data at the next address can be read by sending the slave address with a read request.



Single Read from Current Location

Sequential Read Starting from Random Location


In reading data sequentially, which is starting from an optional address, the Master must set the index value to the start of the addresses to be read. For this purpose, dummy write operation includes the register address setting. The Master sets the sensor index value to M by designating the sensor slave address with a read request, then designating the address (M). Then, the Master generates the Repeated Start Condition. Next, when the Master sends the slave address with a read request, the sensor outputs an Acknowledge followed immediately by the index address data on SDA. When the Master outputs an Acknowledge after it receives the data, the index value inside the sensor is incremented and the data at the next address is output on SDA. This allows the Master to read data sequentially. After reading the necessary data, the Master generates a Negative Acknowledge and the Stop Condition to end the communication.



Sequential Read Starting from Random Location

Sequential Read Starting from Current Location


When the index value is known to indicate the address to be read, sending the slave address with a read request allows the data to be read immediately after the Acknowledge. When the Master outputs an Acknowledge after it receives the data, the index value inside the sensor is incremented and the data at the next address is output on SDA. This allows the Master to read data sequentially. After reading the necessary data, the Master generates a Negative Acknowledge and the Stop Condition to end the communication.



Sequential Read Starting from Current Location

Single Write to Random Location


The Master sets the sensor index value to M by designating the sensor slave address with a write request, and designating the address (M). After that the Master can write the value in the designated register by transmitting the data to be written. After writing the necessary data, the Master generates the Stop Condition to end the communication.



Single Write to Random Location

Sequential Write Starting from Random Location

The Master can write a value to register address M by designating the sensor slave address with a write request, designating the address (M), and then transmitting the data to be written. After the sensor receives the write data, it outputs an Acknowledge and at the same time increments the register address, so the Master can write to the next address simply by continuing to transmit data. After the Master writes the necessary number of bytes, it generates the Stop Condition to end the communication.



Sequential Write Starting from Random Location

Register Map

There are some functions that address is change according to communication method. When described as (l^2C) , this function will be enabled by l^2C communication. When described as (4-wire), this function will be enabled by 4-wire communication.

I²C only

Address			Description	Default value after reset		Reflection
Address	bit	Register name	Description	By	By	timing
				register	address	Ũ
0000h	[7:0]					
to	to		Do not rewrite.		—	—
0007h	[7:0]					
0008h	[0]	I ² C BLKLEVEL [8]	Black level offset value setting	040h	0h	Immediately
0009h	[7:0]	I ² C BLKLEVEL [7:0]	(l ² C)	04011	40h	Inimediately
000Ah	[7:0]					
to	to		Do not rewrite.	—	—	-
00FFh	[7:0]					
			Standby control (I ² C)			
	[0]	MODE_SEL	0: Standby	0h		*1
			1: Normal operation			
	[1]		Fixed to 0	0h		
0100h	[2]		Fixed to 0	0h	00h	
010011	[3]		Fixed to 0	0h		
	[4]		Fixed to 0	0h		
	[5]		Fixed to 0	0h		—
	[6]		Fixed to 0	0h		
	[7]		Fixed to 0	0h		
	[0]		Fixed to 0	0h		—
	[1]	IMG_ORIENTATION	Vertical (V) scanning direction control (I ² C) 0: Normal 1: Inverted	0h		V
0101h	[2]		Fixed to 0	0h	00h	
	[3]		Fixed to 0	0h		—
	[4]		Fixed to 0	0h		
	[5]		Fixed to 0	0h		
	[6]		Fixed to 0	0h		
	[7]		Fixed to 0	0h	1	
0102h	[7:0]					
to	to		Do not rewrite.	—	—	—
0103h	[7:0]					

				Defaul after	t value reset	Reflection
Address	bit	Register name	Description	By	By	timing
				register	address	uning
	[0]	REG_HOLD	Register reflection timing hold 0: Normal communication mode. When register setting is hold, reflection is applied. 1: Register setting hold	Oh		Immediately
0104h	[1]		Fixed to 0	0h	00h	
	[2]		Fixed to 0	0h		
	[3]		Fixed to 0	0h		
	[4]		Fixed to 0	0h		
	[5]		Fixed to 0	0h		
	[6]		Fixed to 0	0h		
	[7]		Fixed to 0	0h		
0105h to 0111h	[7:0] to [7:0]		Do not rewrite.	_	_	_
0112h	[7:0]	I ² C ADRES1 [7:0]	AD gradation setting (I ² C) 0Ah: 10 bits, 0Ch: 12 bits	0Ah	0Ah	V
0113h	[7:0]	I ² C ADRES2 [7:0]	AD gradation setting (I ² C) 0Ah: 10 bits, 0Ch: 12 bits	0Ah	0Ah	V
0114h to 0201h	[7:0] to [7:0]		Do not rewrite.	—	_	—
0202h	[7:0]	INTEG_TIME [15:8]	Integration time adjustment		00h	
0203h	[7:0]	INTEG_TIME [7:0]	(I^2C) Designated in line units	0000h	00h	V
0204h to 033Fh	[7:0] to [7:0]		Do not rewrite.	_	_	_
0340h	[7:0]	FRM_LENGTH [15:8]	In master mode. Vertical (V) direction line number	04E2h	04h	V
0341h	[7:0]	FRM_LENGTH [7:0]	designation (I ² C)	04620	E2h	v
0342h	[7:0]	LINE_LENGTH [15:8]	In master mode. Horizontal (H) direction clock number	044Ch	04h	v
0343h	[7:0]	LINE_LENGTH [7:0]	designation (I ² C)		4Ch	v
0344h to 2FFFh	[7:0] to [7:0]		Do not rewrite.	—	_	—

*Fixed the empty bit of 0008h, 0009h to "0".

Chip ID: 02h

4-wire	.2 -		Register name Description	Default value after reset		Reflection	
	I ² C	bit	Register name	Description	By register	By address	timing
		[0]	STANDBY	STANDBY control (4-wire) 0h: Normal operation 1h: STANDBY	1h		*1
		[1]		Fixed to "0".	0h		_
		[2]		Fixed to "0".	0h		_
00h	3000h	[3]		Fixed to "0".	0h	01h	_
0011	300011	[4]	TESTEN [1:0]	Register write 0h: Invalid 3h: Valid	0h	UIII	Immediately
		[5]		Others: Invalid			
		[6]		Fixed to "0".	0h		_
		[7]		Fixed to "0".	0h		
		[0]	VREVERSE	Vertical (V) scanning direction control (4-wire) 0: Normal 1: Inverted	0h		V
		[1]		Fixed to "0". Oh			
01h	3001h	[2]		Fixed to "0".	0h	00h	
0111	300111	[3]		Fixed to "0".	0h	0011	
		[4]		Fixed to "0".	0h	-	
		[5]		Fixed to "0".	0h		
		[6]		Fixed to "0".	0h		
		[7]		Fixed to "0".	0h		
		[7] [0] [1] [2] [3]	MODE [3:0]	Readout mode designation 1h:HD720 p Fh: HD1080 p Others: Invalid	Oh		V
02h	3002h	3002h [4] [5] [6]		Fixed to "0".	0h	00h	
				Fixed to "0".	0h	1	
				Fixed to "0".	0h		
		[7]		Fixed to "0".	0h		_
03h	3003h	[0] [1] [2] [3] [4] [5] [6] [7] [0]	HMAX [13:0]	In master mode Horizontal (H) direction clock number designation (4-wire)	044Ch	4Ch	V
04h	3004h	[1] [2] [3] [4] [5] [6] [7]		MSB Fixed to "0". Fixed to "0".	<u>0h</u> 0h	04h	

Add	ress					t value reset	Reflection
	.2 -	bit	Register name	Description	By	By	timing
4-wire	I ² C				register	address	5
05h	3005h	[0] [1] [2] [3] [4] [5] [6] [7]	VMAX [15:0]	LSB In master mode Vertical (V) direction line	04E2h	E2h	V
06h	3006h	[0] [1] [2] [3] [4] [5] [6] [7]		number designation (4-wire) MSB		04h	
07h	3007h	[7:0]		Fixed to "00h"	00h	00h	—
08h	3008h	[0] [1] [2] [3] [4] [5] [6] [7]		LSB	00001	00h	
09h	3009h	[0] [1] [2] [3] [4] [5] [6] [7]	SHS1[15:0]	Designated in line units (4-wire) MSB	0000h	00h	V
0Ah	300Ah	[7:0]		Fixed to "00h"	00h	00h	—
0Bh	300Bh	[7:0]		Fixed to "00h"	00h	00h	
0Ch	300Ch	[7:0]		Fixed to "00h"	00h	00h	
0Dh	300Dh	[0] [1] [2] [3] [4] [5] [6] [7]	SPL[9:0]	LSB Integration time adjustment (Low-speed shutter) Designated in frame units	000h	00h	V
0Eh	300Eh	[0] [1] [2] [3] [4] [5] [6] [7]		MSB Fixed to "0". Fixed to "0". Fixed to "0". Fixed to "0". Fixed to "0". Fixed to "0".	0h 0h 0h 0h 0h 0h	00h	

Add	ress	hit	Degister nome	Register name Description	Default value after reset		Reflection
4-wire	I ² C	bit	Register name	Description	By register	By address	timing
0Fh	300Fh	[0] [1] [2] [3] [4] [5] [6] [7]	SVS [9:0]	LSB Integration time adjustment (Low-speed shutter) Designated in frame units	000h	00h	V
		[0] [1] [2]		MSB Fixed to "0". Fixed to "0".	Oh Oh		
10h	3010h	[3] [4]		Fixed to "0".	0h 0h	00h	
		[5] [6]		Fixed to "0". Fixed to "0".	0h 0h		
		[7] [0] [1] [2]	FRSEL [2:0]	Fixed to "0". Output data rate designation 0: 2 times INCK 1: Equal to INCK Others: Invalid	0h 0h		
11h	3011h	[3] [4]		Fixed to "0". Fixed to "0".	0h 0h	00h	
		[5] [6]		Fixed to "0". Fixed to "0".	Oh Oh		
		[7] [0]	SSBRK	Fixed to "0". Low-speed shutter forcible termination	0h 0h		Immediately
		[1]	ADRES	AD gradation setting (4-wire) 0: 10 bits, 1: 12 bits	0h		V
12h	3012h	[2] [3]		Fixed to "0". Fixed to "0".	0h 0h	80h	
		[3] [4] [5]		Fixed to "0". Fixed to "0".	0h 0h		
		[6] [7]		Fixed to "0". Fixed to "1".	0h 1h		
13h	3013h	[7:0]		Fixed to "40h".	40h	40h	Immediately
14h	3014h	[7:0]		Fixed to "00h"	00h	00h	
15h	3015h	[7:0]		Fixed to "00h"	00h	00h	—
16h	3016h		WINPV [7:0]	HD1080p: 3Ch HD720p: F0h	00h	00h	V
17h		[7:0]		Fixed to "00h"	00h	00h	—
18h		[7:0]		Fixed to "00h"	00h	00h	—
19h	3019h			Fixed to "00h"	00h	00h	—
1Ah	301Ah			Fixed to "00h"	00h	00h	
1Bh	301Bh			Fixed to "00h"	00h	00h	
1Ch	301Ch	[7:0]		Fixed to "50h"	50h	50h	
1Dh	301Dh	[7:0]		Fixed to "00h"	00h	00h	—

Add	dress		D			t value reset	Reflection	
4-wire	I ² C	bit	Register name	Description	By register	By address	timing	
1Eh	301Eh	[0] [1] [2] [3] [4] [5] [6] [7]	GAIN [7:0]	LSB Gain setting MSB	00h	00h	V	
1Fh	301Fh	[7:0]		Fixed to "73h".*2	31h	31h	_	
20h	3020h	[0] [1] [2] [3] [4] [5] [6] [7] [0]	BLKLEVEL [8:0]	LSB Black level offset value setting (4-wire) MSB	03Ch	3Ch	Immediately	
	[1]			Fixed to "0".	0h	-		
		[2]		Fixed to "0".	0h			
		[3]		Fixed to "0".	0h			
21h	3021h		XHSLNG [1:0]	XHS low level width setting 0h: 6 clk, 1h: 12 clk, 2h: 22 clk, 3h: 128 clk	Oh	00h	Immediately	
		[6]		Fixed to "0".	0h			
	-		[7]	10BITA	Setting registers for 10 bit.	0h		Immediately
	-	[0] [1] [2]	XVSLNG [2:0]	XVS low level width setting. 0h: 1 line, 1h: 2line, 2h: 4line, 3h: 8 line, others: Invalid	0h		Immediately	
22h	20224	[3]		Fixed to "0".	0h	40h		
22h	3022h	[4] Fixed to "0".	Fixed to "0".	0h	400			
		[5]		Fixed to "0".	0h			
		[6]		Fixed to "1".	1h			
		[7]	720PMODE	Fixed to 1 for HD720 p mode.	0h		V	
23h	3023h	[7:0]						
to	to	to		Do not rewrite.	—	—	—	
26h	3026h	[7:0]						
27h	3027h	[7:0]		Fixed to "20h".*2	21h	21h	Immediately	
28h to	3028h to	[7:0] to		Do not rewrite.	—	—	—	
2Bh	302Bh	[7:0]						

Add	ress					t value	Deflection
		bit	Register name	Description		reset	Reflection
4-wire	I ² C		5		By register	By address	timing
		[0]	XMSTA	Trigger for master mode operation start 0:Master mode operation start 1: Trigger standby	1h		Immediately
		[1]		Fixed to "0".	0h		
2Ch	302Ch	[2]		Fixed to "0".	0h	01h	
		[3]		Fixed to "0".	0h		
		[4]		Fixed to "0".	0h		
		[5]		Fixed to "0".	0h		
		[6]		Fixed to "0".	0h		
		[7]		Fixed to "0".	0h		
		[0]		Fixed to "0".	0h		
		[1]	DCKDLY	DCK phase delay For SDR output 0: 0°, 1: 180° For DDR output 0: 0°, 1: 90°	Oh		V
		[2]		Fixed to "0"	0h	4.01	
2Dh	302Dh	[3]	BITSEL	10-bit output 2-bit shift 0: Left justified, 1: Right justified	0h	40h	V
		[4]		Fixed to "0".	0h		
		[5]		Fixed to "0".	0h		
		[6]		Fixed to "1".	1h		—
		[7]		Fixed to "0".	0h		
2Eh to 79h	302Eh to 3079h	[7:0] to [7:0]		Do not rewrite.	_	_	_
7Ah	307Ah	[7:0]	10BITB	Setting registers for 10 bit.	00h	00h	Immediately
7Bh	307Bh	[7:0]	10BITC	Setting registers for 10 bit.	00h	00h	Immediately
7Ch to	307Ch to	[7:0] to		Do not rewrite.	_	_	_
97h 98h	3097h 3098h	[7:0] [0] [1] [2] [3] [4] [5] [6] [7]	10B1080 P [11:0]	LSB Adjustment registers for each operation mode.	226h	26h	Immediately
99h	3099h	[0] [1] [2] [3] [4] [5] [6] [7]		MSB Fixed to "0". Fixed to "0". Fixed to "0". Fixed to "0".	Oh Oh Oh Oh	02h	

1000000000000000000000000000000000000	Add	ress					t value	Deflection
4-wite 1 C register address 9Ah 309Ah 11 (1) (2) (3) (4) (6) (6) (6) (7) (7) (7) (7) (7) (7) (7) (7) (7) (7			bit	Register name	Description			
9Ah 309Ah 10 12 33 44 61 61 77 77 77 77 77 9Bh 12B1080 P [11:0] Adjustment registers for each operation mode. 44Ch 4Ch 9Bh 309Bh 13 12 12 12 12 12 12 12 12 12 12 12 12 12	4-wire	I ² C				-		uming
9Ah 309Ah 11 (3) (4) (5) (6) (7) 12B1080 P [11:0] Adjustment registers for each operation mode. 44Ch 4Ch Immediately 9Bh 309Bh 10 (1) (2) 12B1080 P [11:0] Adjustment registers for each operation mode. 44Ch			[0]			register	audress	
9Ah 309Ah Ize (4) (6) (7) (7) (7) 12B1080 P [11:0] Adjustment registers for each operation mode. 44Ch 4Ch 9Bh 309Bh 10 (1) (2) 12B1080 P [11:0] Adjustment registers for each operation mode. 0h					LSB			
9Ah 309Ah [3] [6] [7] [7] 12B1080 P [11:0] Adjustment registers for each operation mode. 44Ch 4Ch Immediately 9Bh 309Bh [1] [2] 12B1080 P [11:0] Adjustment registers for each operation mode. 44Ch 14								
9xh 309Af [4] 4xh 4xh 4xh 18 12B1080 P [11:0] Adjustment registers for each operation mode. 44Ch Immediately 9Bh 309Bh [1] 12 Adjustment registers for each operation mode. 44Ch Immediately 9Bh 309Bh [1] 12 MSB								
Immediately Adjustment registers for each operation mode. 44Ch Immediately 9Bh 309Bh 12B1080 P [11:0] Adjustment registers for each operation mode. 44Ch Immediately 9Bh 309Bh 13 MSB	9Ah	309Ah					4Ch	
Immediately CB (100) P [11:0] operation mode. 44C1 Immediately 9Bh 309Bh [1] [1]					A diverter and an electron for a set			
Image: constraint of the				12B1080 P [11:0]		44Ch		Immediately
9Bh 309Bh [0] [1] [2] [3] MSB 04h					operation mode.			
9Bh 308bh [1] 23 MSB 04h								
9Bh 309Bh [2] MSB								
9Bh 309Bh [3] MSB 0h [6] Fixed to "0". 0h								
9Bh 309Bh Immediately Immediately 16 Fixed to "0". 0h					MOD			
[5] Fixed to "0". Oh [6] Fixed to "0". Oh [7] Fixed to "0". Oh [7] Fixed to "0". Oh [7] Fixed to "0". Oh [6] T Do not rewrite [1] [2] PRES[6:0] Adjustment registers for each operation mode. 16h 16h Immediately [6] MSB [6] MSB [6] MSB [6] MSB 0h [6] RES[8:0] Adjustment registers for each operation mode. 082h 82h Immediately [6] I1 Fixed to "0". 0h Doh 13 Fixed to "0".	9Bh	309Bh				01	04h	
[6] Fixed to "0". Oh [7] Fixed to "0". Oh 9Ch to to Do not rewrite CDh 30Ch [7:0] Do not rewrite CDh 30Ch [7:0] LSB [1] [2] Adjustment registers for each operation mode. 16h								
$ \begin{array}{ c c c c c c c c } \hline \begin{tabular}{ c c c c c c } \hline \begin{tabular}{ c c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$								
9Ch to 309Ch to [7:0] to Do not rewrite CDh 30CDh [7:0] LSB								
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	0.01				Fixed to "0".	Un		
CDh 30CDh [7:0] LSB 16h					De rest reverite			
CEh 30CEh Image: Image					Do not rewrite			
CEh 30CEh Introduct Adjustment registers for each operation mode. 16h 16h <th< td=""><td>CDN</td><td>30CDn</td><td></td><td></td><td></td><td></td><td></td><td></td></th<>	CDN	30CDn						
CEh 30CEh [2] PRES[6:0] Adjustment registers for each operation mode. 16h 16h 16h Immediately [6] MSB					LOD			
CEh 30CEh I3 [4] [4] PRES[6:0] Adjustment registers for each operation mode. 16h 16h 16h Immediately [6] MSB								
CEn 30CEn [4] operation mode. 16h immediately [6] MSB				DDESIGO		16b		
$ \begin{array}{ c c c c c c } \hline & & & & & & & & & & & & & & & & & & $	CEh	30CEh			operation mode.	1011	16h	Immediately
$ \begin{array}{ c c c c c c c } \hline \begin{tabular}{ c c c c } \hline \end{tabular} & tabu$								
Image:					MSB			
CFh 30CFh [0] [1] [2] [3] [4] [5] [6] [7] DRES[8:0] LSB Adjustment registers for each operation mode. 082h 82h Immediately D0h [6] [7] 0 MSB 0						Oh		
CFh 30CFh Image: Image						011		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $					200			
CFh30CFh[3] [4] [5]DRES[8:0]Adjustment registers for each operation mode.082h82hImmediately[6][6][7]MSB								
CFN 30CFN [4] DRES[8:0] Adjustment registers for each operation mode. 082h 62h Immediately [6] [6] [7] MSB — …<								
Image: Second system Image: Se	CFh	30CFh				082h	82h	Immediately
Image: [6] MSB MSB Image: [7] MSB Image: [1] Image: [1				0[0.0]	operation mode.	00211		initiodiatory
Image:								
Image: Normal base in the image in								
D0h 30D0h Image: Fixed to "0". Oh Image: Fixed to "0". Image: Fixed					MSB			
D0h 30D0h [2] Fixed to "0". 0h [3] Fixed to "0". 0h [4] Fixed to "0". 0h [5] Fixed to "0". 0h [6] Fixed to "0". 0h [7] Fixed to "0". 0h D1h 30D1h [7:0] To Do not rewrite.						0h		
D0h 30D0h [3] Fixed to "0". 0h 00h — [4] Fixed to "0". 0h — — — — [5] Fixed to "0". 0h — — — — [6] Fixed to "0". 0h — — — — [7] Fixed to "0". 0h — — — — D1h 30D1h [7:0] To Do not rewrite. — — —								
Doh 30Doh Fixed to "0". Oh — [5] Fixed to "0". Oh — [6] Fixed to "0". Oh — [7] Fixed to "0". Oh — D1h 30D1h [7:0] Do not rewrite. — —	Dat						0.01	
Image: Second	D0h	30D0h					00h	
Image:							1	
Image: Total condition Fixed to "0". Oh — D1h 30D1h [7:0] Do not rewrite. — — —							1	
D1h 30D1h [7:0] to to to Do not rewrite.					Fixed to "0".	<u>0</u> h		
to to to Do not rewrite. — — —	D1h	30D1h						
	to				Do not rewrite.	—	—	—
	FFh	30FFh	[7:0]					

Chip ID: 03h

Add	ress	Bit	Register	Description		t value reset	Reflection	
4-wire	I ² C	DIL	name	Description	By register	By address	timing	
00h to 16h	3100h to 3116h	[7:0] to [7:0]		Do not rewrite.	_	—	—	
17h	3117h	[7:0]		Fixed to "0Dh" *2.	4Dh	4Dh	Immediately	
18h to FFh	3118h to 31FFh	[7:0] to [7:0]		Do not rewrite.	—	_	_	

^{*1} The STANDBY (Address 00h [0]) register is reflected at the following timings.
 •When canceling standby mode: Reflected immediately
 •When entering standby mode: Reflected immediately after the end of the frame during which the setting

*When entering standby mode. Reliected inimediately after the end of the manie during which the setting was made
*2 The values must be changed from the default values, so initial setting after reset is required after power-o

² The values must be changed from the default values, so initial setting after reset is required after power-on. Subsequent setting by communication is not needed unless the power is turned Off or the system is reset.

^{*3} "V" in the "Reflection timing" column indicates that the setting value is reflected at the falling edge of the next XVS after the register communication is performed.

^{*4} Do not perform communication to addresses not listed in the Register Map. Doing so may result in malfunction. However, other registers that require communication to addresses not listed above may be added, so addresses up to FFh should be supported for both CID = 02h and 03h.

Readout Drive Mode


		Imaging conditions											
Drive mode	INCK	Frame	Output Resolution	Data Rate	-	per of e pixels	Data v	vidth ^{*1}	1H Deried				
	[MHz]	rate [frame/s]	[bit]	[Mpixel/s]	H [pixels]	V [lines]	H [INCK]	V [lines]	Period [µs]				
		15.00	10/12	37.125			2200		59.26				
HD1080 p		25.00	10/12	74.25	1984	1105	1320	1125	35.56				
	37.125	30.00	10/12	74.25			1100		29.63				
		30.00	10/12	37.125	1344	745	1650	750	44.44				
HD720 p		60.00	10	74.25	1344	740	825	750	22.22				

The table below lists the operating modes available with this sensor.

^{*1} The data width indicates the output sync signal period in master mode. In slave mode the data width is the input XVS and XHS clock interval.

Sync Code

The sync code is added immediately before and after "dummy signal + OB signal + effective pixel data" and then output. The sync code is output in order of 1st, 2nd, 3rd and 4th. The fixed value is output for 1st to 3rd. (BLK: Blanking period)



Sync Code Output Timing (Parallel CMOS Output)

Sync Code Output Timing

The sensor output signal passes through the internal circuits and is output with a latency time (system delay) relative to the horizontal sync signal. This system delay value is undefined for each line, so refer to the sync codes output from the sensor and perform synchronization.




Image Data Output Format


HD1080 p Mode

The sensor signal is cut out with the angle of view for HD1080p (1920 \times 1080) and read.


Register List for HD1080p Mode Setting

Regis	ter details				Settin	g value		
			Initial	10	bit	12	bit	Function
Register name	Address	Bit	value	15	30	15	30	Function
namo				[frame/s]	[frame/s]	[frame/s]	[frame/s]	
I ² C ADRES1	0112h	[7:0]	0Ah	04	۹h	00	Ch	AD gradation setting (I ² C)
I ² C ADRES2	0113h	[7:0]	0Ah	04	۹h	00	Ch	AD gradation setting (I ² C)
FRM_	0340h	[7:0]	04E2h		04	65h		Vertical (V) direction line
LENGTH	0341h	[7:0]	04E20		04	1100		number designation (I ² C)
LINE_	0342h	[7:0]	044Ch	0898h	044Ch	0898h	044Ch	Horizontal (H) direction clock
LENGTH	0343h	[7:0]	044011	009011	044011	009011	044CII	number designation (l ² C)
MODE	02h	[3:0]	00h		F	-h		HD1080 p mode
НМАХ	03h	[7:0]	044Ch	0898h	044Ch	0898h	044Ch	Horizontal (H) direction clock
	04h	[5:0]	044011	003011	044011	003011	044011	number designation (4-wire)
VMAX	05h	[7:0]	04E2h		04	65h		Vertical (V) direction line
V WICKY	06h	[7:0]	046211			0011		number designation (4-wire)
FRSEL	11h	[2:0]	0h	1h	0h	1h	0h	Output data rate designation
ADRES	12h	[1]	0h	0	h	1	h	AD gradation setting (4-wire)
WINPV	16h	[7:0]	00h		3	Ch		Adjustments register for each operation mode
10BITA	21h	[7]	0		1	()	Adjustments register for each operation mode.
720PMODE	22h	[7]	0			0		Sets in 720 p mode only.
10BITB	7Ah	[7:0]	00h	4(Dh	0	Dh	
10BITC	7Bh	[7:0]	00h	02	2h	0	Dh	
10B1080 P	98h	[7:0]	226h	44Ch		226h		
10B 1000 F	99h	[3:0]	22011	44011		22011		
12B1080 P	9Ah	[7:0]	44Ch		44Ch		226h	Adjustments register for each operation
12010001	9Bh	[3:0]				22011	mode.	
PRES	CEh	[6:0]	16h	16h				
DRES	CFh	[7:0]	082h		00	32h		
DRES	D0h	[0]	00211		00	211		

Regis	ter details			Setting	g value	
			Initial	10 bit	12 bit	- Function
Register name	Address	Bit	value	2	5	Function
name				[fran	ne/s]	
I ² C ADRES1	0112h	[7:0]	0Ah	0Ah	0Ch	AD gradation setting (I ² C)
I ² C ADRES2	0113h	[7:0]	0Ah	0Ah	0Ch	AD gradation setting (I ² C)
FRM_	0340h	[7:0]	0.450	0465h		Vertical (V) direction line
LENGTH	0341h	[7:0]	04E2h	046	55h	number designation. (I ² C)
LINE_	0342h	[7:0]		0.57		Horizontal (H) direction clock
LENGTH	0343h	[7:0]	044Ch	052	28h	number designation. (I ² C)
MODE	02h	[3:0]	00h	F	ĥ	HD1080p mode
	03h	[7:0]	04405	051	206	Horizontal (H) direction clock
HMAX	04h	[5:0]	044Ch	052	28h	number designation. (4-wire)
VMAX	05h	[7:0]	04E2h	046	65h	Vertical (V) direction line
VIVIAA	06h	[7:0]	04E211	040		number designation. (4-wire)
FRSEL	11h	[2:0]	0h	0	h	Output data rate designation.
ADRES	12h	[1]	0h	0h	1h	AD gradation setting. (4-wire)
WINPV	16h	[7:0]	00h	30	Ch	Adjustments register for each operation mode.
10BITA	21h	[7]	0	1	0	Adjustments register for each operation mode.
720PMODE	22h	[7]	0	()	Sets in 720 p mode only.
10BITB	7Ah	[7:0]	00h	40h	00h	
10BITC	7Bh	[7:0]	00h	02h	00h	
10B1080 P	98h	[7:0]	226h	294h	226h	
10010001	99h	[3:0]	22011	20411	22011	
12B1080 P	9Ah	[7:0]	44Ch	44Ch	294h	Adjustments register for each operation mode.
12010001	9Bh	[3:0]			20-11	
PRES	CEh	[6:0]	16h	16h		
DRES	CFh	[7:0]	082h	00	2h	
DREG	D0h	[0]	00211	08	211	



Pixel Array Image Drawing in HD1080p Mode




Drive Timing Chart in HD1080p Mode


HD720p mode


The sensor signal is cut out with the angle of view for HD720p (1280 \times 720) and read. However, set "1" to the register 720P MODE (Address 22h [7]) Input 37.125 MHz to INCK.


Regist	er details			S	Setting valu	е	
			Initial	10	bit	12 bit	Function
Register name	Address	Bit	value	30	60	30	T unction
				[frame/s]	[frame/s]	[frame/s]	
I ² C ADRES1	0112h	[7:0]	0Ah	04	۹h	0Ch	AD gradation setting. (I ² C)
I ² C ADRES2	0113h	[7:0]	0Ah	04	۹h	0Ch	AD gradation setting. (I ² C)
FRM_	0340h	[7:0]	0.45.01			0.0701	Vertical (V) direction line
LENGTH	0341h	[7:0]	04E2h	0672h	0339h	0672h	number designation. (I ² C)
LINE_	0342h	[7:0]	04405		00554		Horizontal (H) direction clock
LENGTH	0343h	[7:0]	044Ch		02EEh		number designation. (I ² C)
MODE	02h	[3:0]	0h		1h		HD720 p mode
HMAX	03h	[7:0]	044Ch	0672h	0339h	0672h	Horizontal (H) direction clock
ΠΙΝΙΑΧ	04h	[5:0]	044Ch	06720	03390	06720	number designation. (4-wire)
VMAX	05h	[7:0]	04E2h		02EEh		Vertical (V) direction line
VIVIAA	06h	[7:0]	04⊑211		UZEEN		number designation. (4-wire)
FRSEL	11h	[2:0]	0h	1h	0h	1h	Output data rate designation.
ADRES	12h	[1]	0h	0	h	1h	AD gradation setting. (4-wire)
WINPV	16h	[7:0]	00h		F0h		Adjustments register for each operation mode.
10BITA	21h	[7]	0	1	()	Adjustments register for each operation mode.
720PMODE	22h	[7]	0		1		Sets in 720 p mode only.
10BITB	7Ah	[7:0]	00h	40h	00)h	
10BITC	7Bh	[7:0]	00h	02h	00)h	
10B1080 P	98h	[7:0]	226h		226h		
	99h	[3:0]	22011		22011		
12B1080 P	9Ah	[7:0]	44Ch		44Ch		Adjustments register for each operation mode.
12010001	9Bh	[3:0]	44011		44011		Aujustments register for each operation mode.
PRES	CEh	[6:0]	16h	00h 40h		40h	
DRES	CFh D0h	[7:0] [0]	082h	00	0h	181h	

Register List for HD720p Mode Setting









Description of Various Functions


Standby mode

This sensor stops its operation and goes into standby mode which reduces the power consumption by writing "1" to the standby control register STANDBY (address 00h, Bit [0]), in 4-wire communication, writing "0" to the register MODE_SEL (address 0100h, Bit [0]) (Standby mode immediately after power-on and reset). Standby mode is reflected after V. OB after the set frame.

Write to register is possible because the serial communication function operates even in standby mode. Set the STANDBY register to "0" to cancel standby mode. The standby cancel is immediately reflected from the communication.

	Regist	er details		luciti e l	C ettin e	Sta	tus	
Communication	Register name	Address Bit		Initial value	Setting value	Digital circuit	Analog circuit	Remarks
4-wire	STANDBY	00h	[0]	1	1 (Standby)	Stop	Stop	Register
					0	Operate	Operate	communication
l ² C	MODE_SEL	0100h	[0]	1	0 (Standby)	Stop	Stop	is executed even in standby mode.
					1	Operate	Operate	

List of Standby Mode Setting



Standby Mode Change Timing

Slave Mode and Master Mode

The sensor can be switched between slave mode and master mode. The switching is made by the XMASTER pin.

Set the XMSTA register (address 2Ch [0]) to "0" in order to start the operation after setting to master mode. In addition, set the count number of sync signal in vertical direction by the VMAX register (address 05h [7:0], 06h [7:0]) (4-wire) / FRM_LENGTH register (address 0340h [7:0], 0341h [7:0]) (1²C) and the clock number in horizontal direction by the HMAX register (address 03h [7:0], 04h [5:0]) (4-wire) / LINE_LENGTH register (address 0342h [7:0], 0343h [5:0]). See the description of Operation Mode for details of drive mode.

Pin name	Pin processing	Operation mode	Remarks	
	Low fixed	Master Mode	High: 1.8 V	
XMASTER pin	High fixed	Slave Mode	Low: GND	

List of Slave and Master Mode Setting


	Descripti	on of registe	r	Initial	Setting	Status	
Communication	Register name	Address (I ² C)	Bit	value	value	Master Mode	Remarks
	XMSTA	2Ch	[0]		0	Master operation start	The master operation
4-wire / I ² C	XMSTA	(302Ch)	[0]	1	1	Master operation ready	starts by setting to 0.
4-wire / 1 C	XHSLNG	21h (3021h)	[5:4]	0			XHS width designated (XVS reference output)
	XVSLNG	22h (3022h)	[2:0]	0	See the di	agram.	XVS width designated
		05h	[7:0]	.=			Line number per frame
	VMAX	06h	[7:0]	4E2h	See the ea	ach item in	designated
4-wire		03h	[7:0]		Operation	Mode.	Clock number per
HMAX		04h	[5:0]	44Ch			frame designated
FRM_		0340h	[7:0]	04505			Line number per frame
l ² C	LENGTH	0341h	[7:0]	04E2h	See the ea	ach item in	designated
I C	LINE_ LENGTH		[7:0]	04405	Operation	Mode.	Clock number per
			[7:0]	044Ch			frame designated


When a sensor is in slave mode, values set in the registers of the list above are invalid.

The XVS and XHS are output in timing that set 0 to the register XMSTA. If set 0 to XMSTA during standby, the XVS and XHS are output just after standby is released. The XVS and XHS are output asynchronous with other input or output signals. In addition, the output signals are output with a undefined latency time (system delay) relative to the XHS. Therefore, refer to the sync codes output from the sensor and perform synchronization.

XHSLNG Selection


The signal of horizontal sync signal XHS is set by the XHSLNG register. The output has system delay from the XHS fall to effective data (sync code) output.





XVSLNG Selection

The signal of vertical sync signal XVS is set.




List of XVS Pulse Width Setting

Gain Adjustment Function

The Programmable Gain Control (PGC) of this device consists of the analog block and digital block. The total of analog gain and digital gain can be set up to 42 dB by the GAIN register (address 1Eh [7:0]) setting.

See the List of Gain Setting Register Value for Each Register.



List of PGC Register

Regi	Register details				g value	
Register name Address (I ² C) Bit		Bit	Initial value	Min.	Max.	Remarks
GAIN	1Eh (301Eh)	[7:0]	00h	00h	8Ch	See the next page.

List of Gain Setting Register Value

Gain [dB]	GAIN [7:0]	Gain [dB]	GAIN [7:0]	Gain [dB]	GAIN [7:0]
0.0	0h	14.1	2Fh	28.2	5Eh
0.3	1h	14.4	30h	28.5	5Fh
0.6	2h	14.7	31h	28.8	60h
0.9	3h	15.0	32h	29.1	61h
1.2	4h	15.3	33h	29.4	62h
1.5	5h	15.6	34h	29.7	63h
1.8	6h	15.9	35h	30.0	64h
2.1	7h	16.2	36h	30.3	65h
2.4	8h	16.5	37h	30.6	66h
2.7	9h	16.8	38h	30.9	67h
3.0	Ah	17.1	39h	31.2	68h
3.3	Bh	17.4	3Ah	31.5	69h
3.6	Ch	17.7	3Bh	31.8	6Ah
3.9	Dh	18.0	3Ch	32.1	6Bh
4.2	Eh	18.3	3Dh	32.4	6Ch
4.5	Fh	18.6	3Eh	32.7	6Dh
4.8	10h	18.9	3Fh	33.0	6Eh
5.1	11h	19.2	40h	33.3	6Fh
5.4	12h	19.5	41h	33.6	70h
5.7	13h	19.8	42h	33.9	71h
6.0	14h	20.1	43h	34.2	72h
6.3	15h	20.4	44h	34.5	73h
6.6	16h	20.7	45h	34.8	74h
6.9	17h	21.0	46h	35.1	75h
7.2	18h	21.3	47h	35.4	76h
7.5	19h	21.6	48h	35.7	77h
7.8	1Ah	21.9	49h	36.0	78h
8.1	1Bh	22.2	4Ah	36.3	79h
8.4	1Ch	22.5	4Bh	36.6	7Ah
8.7	1Dh	22.8	4Ch	36.9	7Bh
9.0	1Eh	23.1	4Dh	37.2	7Ch
9.3	1Fh	23.4	4Eh	37.5	7Dh
9.6	20h	23.7	4Fh	37.8	7Eh
9.9	21h	24.0	50h	38.1	7Fh
10.2	22h	24.3	51h	38.4	80h
10.5	23h	24.6	52h	38.7	81h
10.8	24h	24.9	53h	39.0	82h
11.1	25h	25.2	54h	39.3	83h
11.4	26h	25.5	55h	39.6	84h
11.7	27h	25.8	56h	39.9	85h
12.0	28h	26.1	57h	40.2	86h
12.3	29h	26.4	58h	40.5	87h
12.6	2Ah	26.7	59h	40.8	88h
12.9	2Bh	27.0	5Ah	41.1	89h
13.2	2Ch	27.3	5Bh	41.4	8Ah
13.5	2Dh	27.6	5Ch	41.7	8Bh
13.8	2Eh	27.9	5Dh	42.0	8Ch

Black Level Adjustment Function

The black level offset (offset variable range: 03Ch to 1FFh) can be added relative to the data in which the digital gain modulation was performed by the BLKLEVEL register (address: 20h [7:0], 21h [0]). When the BLKLEVEL setting is increased by 1 LSB, the black level is increased by 1 LSB.

Use with values shown below is recommended.

10-bit output: 3Ch (60d)

12-bit output: F0h (240d)

List of Black Level Adjustment Register


Communication	Re	gister details		Initial value	Setting value		
Communication	Register name	Register name Address Bit		miliar value	Min.	Max.	
4-wire	BLKLEVEL	20h	[7:0]	02Ch	000	1FFh	
4-wire	DLNLEVEL	21h	[0]	03Ch	03Ch	IFFN	
I ² C			[8]	0405	0206	1FFh	
TC IC	I ² C BLKLEVEL	0009h	[7:0]	040h	03Ch	IFFN	


Vertical Normal Operation and Inverted Drive

The sensor readout direction (normal/inverted) in vertical direction can be switched by the VREVERSE (address 01h [0]) / IMG_ORIENTATION (address 0101h [1]) register setting. See the item of "Drive mode" for the order of readout lines in normal and inverted modes. One invalid frame is generated when reading immediately after the readout direction change in order to switch the normal operation and inversion between frames.

List of Vertical Drive Direction Setting Register

Communication	Regi	ster details		Initial value	Setting value		
Communication	Register name	Address	Bit		Normal	Inverted	
4-wire	VREVERSE	01h	[0]	0	0	1	
l ² C	IMG_ORIENTATION	0101h	[1]	0	0	1	





Shutter and Integration Time Settings

This sensor has a variable electronic shutter function that can control the integration time in line units. In addition, this sensor performs rolling shutter operation in which electronic shutter and readout operation are performed sequentially for each line.

Note) For integration time control, an image which reflects the setting is output from the frame after the setting changes.

Example of Integration Time Setting

The sensor's integration time is obtained by the following formula.

Integration time = 1 frame period × (SVS + 1 - SPL) - (SHS1) × (1H period) - 0.3 [H] (However, SVS > SPL)

- Note) 1. The frame period is determined by the input XVS when the sensor is operating in slave mode, or the register VMAX value in master mode. The frame period is designated in 1H units, so the time is determined by (Number of lines × 1H period).
 - 2. See "Drive Modes" for the 1H period.

In this item, the shutter operation and integration time are shown as in the figure below with the time sequence on the horizontal axis and the vertical address on the vertical axis. For simplification, shutter and readout operation are noted in line units.




Image Drawing of Shutter Operation

Normal Exposure Operation (Controlling the Integration Time in 1H Units)

The integration time can be controlled by varying the electronic shutter timing. In the electronic shutter settings, the integration time is controlled by the SHS1 register (address: 08h [7:0], 09h [7:0]) (4-wire) / INTEG_TIME register (address: 0202h [7:0], 0203h [7:0]) (I²C).

Set SHS1/INTEG_TIME to a value between 0 and (Number of lines per frame - 1). When the sensor is operating in slave mode, the number of lines per frame is determined by the XVS interval (number of lines), using the input XHS interval as the line unit. When the sensor is operating in master mode, the number of lines per frame is determined by the VMAX register (address: 05h [7:0], 06h [7:0]) (4-wire) / FRM_LENGTH register (address: 0340h [7:0], 0341h [7:0]) (1²C). The number of lines per frame varies according to the drive mode.

	Register details			Initial		
Communication	Register name	Address	Bit	Initial value	Description	
	SHS1	08h	[7:0]	0000h	Sets the shutter sweep time.	
	5051	09h	[7:0]	000011	Sets the shutter sweep time.	
4-wire		05h	[7:0]		Sets the number of lines per frame (only in master mode).	
	VMAX	06h	[7:0]	04E2h	See "Operating Modes" for the setting value in each mode.	
	INTEG_	0202h	[7:0]	0000h	Sets the shutter sweep time.	
20	TIME	0203h	[7:0]	00001		
I ² C	FRM	0340h	[7:0]		Sets the number of lines per frame (only in master mode).	
	LENGTH	0341h	[7:0]	04E2h	See "Operating Modes" for the setting value in each mode.	

Registers Used to Set the Integration Time in 1H Units




Image Drawing of Integration Time Control within a Frame

Long Exposure Operation (Control by Expanding the Number of Lines per Frame)

Long exposure operation can be performed by lengthening the frame period.

When the sensor is operating in slave mode, this is done by lengthening the input vertical sync signal (XVS) pulse interval. When the sensor is operating in master mode, it is done by designating a larger register VMAX (address: 05h [7:0], 06h [7:0]) value compared to normal operation.

Likewise, in slave mode the integration time can be increased by lengthening the input XVS signal pulse interval. When the integration time is extended by increasing the number of lines, the rear V blanking increases by an equivalent amount.

The maximum VMAX and SHS1 values are 65535d. When the number of lines per frame is set to the maximum value, the integration time in HD1080p mode at 30 frame/s is approximately 1.9 s. When set to a number of V lines or more than that noted for each readout drive mode, the imaging characteristics are not guaranteed during long exposure operation.




Image Drawing of Long Exposure Time Control by Adjusting the Frame Period

Long Exposure Operation (Controlling the Integration Time in Frame Units)


When setting a long exposure that extends the integration time to one frame or more, set the SVS register (address: 0Fh [7:0], 10h [1:0]) to the value of (Number of integration frames - 1). In addition, the frame in which the shutter operates is designated by the SPL register (address: 0Dh [7:0], 0Eh [1:0]). To further adjust the integration time in 1H units within the frame set by SPL, set the SHS1 / INTEG_TIME register. However, note that performing long integration causes the readout timing and the setting reflection timing to be eliminated according to the value set by SVS, so the frame rate drops. The blanking signal is output in data corresponding to the drop in the frame rate.


- This description is for the settings in master mode. In slave mode, long integration is set by eliminating the input vertical sync signal (XVS) pulse.
- When set so that SVS < SPL, the SPL setting value is ignored, and the signal is stored for the number of frames designated by SVS.</p>
- ♦ Set SHS1 to a value between 0 and (Number of lines per frame 7).
- During long exposure operation, register communication is also reflected at the eliminated timing. To forcibly end operation partway, use the shutter break function.
- The imaging characteristics are not guaranteed during long exposure operation that performs integration for 2 frames or more.

	Register details			Initial	
Communication	Register name	Address (I ² C)	Bit	value	Description
	SSBRK	12h (3012h)	[0]	1h	Shutter break function. Set both SVS and SPL to "0" simultaneously with this setting.
	svs	0Fh (300Fh)	[7:0]	000h	Designates the number of integration frames.
4-wire / I ² C	wire / I ² C	10h (3010h)	[1:0]	0000	Integration time = Setting value + 1 frame
	SPL	0Dh (300Dh)	[7:0]	000h	Designates the number of sweep frames.
	51 L	0Eh (300Eh)	[1:0]	00011	
		08h	[7:0]		Sets the shutter sweep time.
4-wire	4-wire SHS1	09h	[7:0]	0000h	Note) When SVS is set to more than 1h, SHS1 is limited to less than VMAX-7.
.2 -		0202h [7:0]			Sets the shutter sweep time.
I ² C	I ² C INTEG_TIME		[7:0]	0000h	Note) When SVS is set to more than 1h, SHS1 is limited to less than VMAX-7.

Registers Used to Set the Integration Time in Frame Units

* Integration time control is reflected to the next readout frame after the frame during which the setting was made.





Example of Integration Time Setting

The example of register setting for controlling the integration time is shown below.


	5	Sensor se	etting (Re	gister)				
Operation	VMAX*	SVS	SPL	SHS1	Integration time			
	VIVICAN	0.0	OL	INTEG_TIME				
				1124	0.7H period			
				1123	1.7H period			
				:	:			
Normal frame rate	1125	0	0	N	(1125 – N – 0.3) H period			
				:	:			
				1	1123.7H period			
				0	1124.7H period			
	1126		0	0	1125.7H period			
Long-time exposure	1127	0			0	1126.7H period		
operation (control by expanding the number	:			:	:			
oflines per frame)	М			N	(M – N – 0.3) H period			
	:			:	:			
		1			(2499.7 – N) H period			
		2			(3269.7 – N) H period			
		:	0	0	0	0		:
		V	Ū		{(V + 1) × VMAX – N – 0.3} H period			
Long-time exposure		:			:			
Operation	1250			N	(11249.7 – N) H period			
(integration time control in frame units)	1200		1		(10124.7 – N) H period			
		9	2		(8999.7 – N) H period			
			:		:			
			L		{VMAX × (10 – L) – N – 0.3} H period			
			:		:			
		V	L		{VMAX × (V + 1 – L) – N – 0.3} H period			


Example of Integration Time Setting (in HD1080p mode)

* In sensor master mode. XVS interval to be input in slave mode.
 * The SHS1 setting value (N) is set to the VMAX value (M) of -7 to 0 when SVS is 1 or over.


Shutter Break Function

When changing the integration time setting before the next reflection timing (readout timing) during long integration operation, the setting can be reflected at the normal XVS timing (when the register SVS is set to "0h") by setting the SSBRK register (address: 12h [0]) to "01h". The timing at which the SSBRK register is reflected conforms to the frame sequence before SVS is set.





Depending on the value set when long integration operation starts (point "A" on the time base), the scheduled output can be stopped partway and settings can be changed as shown in the figure above. In this case, readout occurs in the frame when the SSBRK register is transmitted, and the signal stored up to that point is output. In this case the signal output in the frame when SSBRK is set becomes an invalid signal. In addition, perform communication at the next communication timing to return the SSBRK register to "0d".




Example Showing Application of the Shutter Break Function

When the SVS and SPL register values are left unchanged after the shutter break, readout is performed and then long integration starts again. To stop long integration with shutter break, the SVS and SPL register values must both be set to "0d" during the communication period of the frame during which shutter break is performed.

Output Signal Interface Control

This sensor supports the following output formats. See "Image Data Output Format" for the data rate. Shaded areas in the figure indicate invalid data with regards to the AC characteristics. See "AC Characteristics" for details.



Example of Pin Waveform in CMOS 1-port SDR Output Mode

The sensor signal is output in sync with the falling edge of the data clock (DCK). (When DCKDLY is set to "0h") Output in sync with the rising edge is possible by setting DCKDLY to "1h".

	Regist	er details		Initial		
Communication	Register name	Address (I ² C)	Bit	value	Description	
4-wire	ADRES	12h	[1]	0	0: 10-bit output, 1: 12-bit output	
I ² C	I ² C ADRES1	0112h	[7:0]	0Ah	0Ah: 10-bit output, 0Ch: 12-bit output	
TC	I ² C ADRES2	0113h	[7:0]	0Ah	0Ah: 10-bit output, 0Ch: 12-bit output	
4-wire/I ² C	DCKDLY	2Dh (302Dh)	[1]	0	Output in sync with the 0: falling edge, 1:rising edge.	

Output Formats and Setting Methods

Output Signal Range

The output gradation of this sensor can be switched to 10 bits or 12 bits. In parallel CMOS output mode, the output 10 bits or 12 bits are assigned to 10 pins or 12 pins, respectively. When set to 10 bits, the data is output from DO11 to DO2, and the unused pins are fixed Low.

DO nin	Output bit a	assignment
DO pin	10 bit	12 bit
DO [11]	DO [9]	DO [11]
DO [10]	DO [8]	DO [10]
DO [9]	DO [7]	DO [9]
DO [8]	DO [6]	DO [8]
DO [7]	DO [5]	DO [7]
DO [6]	DO [4]	DO [6]
DO [5]	DO [3]	DO [5]
DO [4]	DO [2]	DO [4]
DO [3]	DO [1]	DO [3]
DO [2]	DO [0]	DO [2]
DO [1]	Fixed to "0"	DO [1]
DO [0]	Fixed to "0"	DO [0]


Bit Assignment for Each Output Gradation

Output Range

Output gradation	Output range					
Output gradation	Minimum value	Maximum value				
10 bit	000h	3FEh				
12 bit	000h	FFEh				

Mode Transitions

When changing the drive mode during sensor drive operation, an invalid frame is output. Data is output from sensor during the invalid frame period, but the output values may not reflect the integration time or may not be uniform on the screen, or a partially saturated image may be output.



*When changing the drive mode also changes the frame period, the number of invalid frames is counted according to the frame period after the change.


Invalid Frame Generation Timing

Power-on/off Sequence

Power-on Sequence

Follow the sequence below to turn on the power supplies.


- Turn on the power supplies so that the power supplies rise in order of 1.2 V power supply (DV_{DD}) → 1.8 V power supply (OV_{DD}) → 2.7 V power supply (AV_{DD}). In addition, all power supplies should finish rising within 200 ms.
- 2. Start master clock (INCK) input after turning on the power supplies.
- 3. The register values are undefined immediately after power-on, so the system must be cleared. Hold XCLR at Low level for 500 ns or more after all the power supplies have finished rising. (The register values after a system clear are the default values.) In addition, hold XCE at High level during this period. The XCE rise timing differs according to the 1.8 V power supply (OV_{DD}), so hold XCE at High level until INCK is input. The system clear is applied by setting XCLR to High level. However, the master clock needs to stabilize before setting the XCLR pin to High level.
- 4. Make the sensor settings by register communication after the system clear. A period of 100 ns or more should be provided after setting XCLR High before inputting the communication enable signal XCE in 4-wire communication.



Power-on Sequence

Power-off Sequence

Turn Off the power supplies so that the power supplies fall in order of 2.7 V power supply $(AV_{DD}) \rightarrow 1.8$ V power supply $(OV_{DD}) \rightarrow 1.2$ V power supply (DV_{DD}) . In addition, all power supplies should finish falling within 200 ms. Set each digital input pin (INCK, XCE, SCK, SDI, XCLR, XMASTER, XVS, XHS) to 0 V or high impedance before the 1.8 V power supply (OV_{DD}) falls.




Power-off Sequence

Serial Communication Period after Sensor Reset

Slave mode

The communication period is set at the timing shown below for the sensor initial settings immediately after power-on. In slave mode, the vertical and horizontal sync signals (XVS, XHS) become valid only from the falling edges 100 ns or more after sensor reset (after XCLR is set Low). The 6H serial communication period is from the falling edge of the first valid XVS to the sixth XHS falling edge thereafter.


Note) XVS and XHS signals input when XCLR is Low are ignored. At this time the sensor is in standby mode until the next XVS signal. Register communication is possible in standby mode.



Communication Period after Sensor Reset in Slave Mode

Master mode

In master mode, the HMAX register (address 03h [7:0], 04h [5:0]) initial value is "44Ch" and the VMAX register (address 05h [7:0], 06h [7:0]) initial value is "4E2h", so both XVS and XHS are output at these initial setting V and H widths until the setting values are reflected 6H later. When the VMAX and HMAX registers are set to arbitrary values by serial communication at the initial setting, and the master mode start register XMSTA (address 2Ch [0]) setting is changed from "1" to "0", XVS and XHS start output according to the set values from the 7th H after the register settings are reflected. However, when VMAX and HMAX are set during the standby period, XVS and XHS are output according to the set values after standby is canceled.




In addition, the XVS and XHS and XHS pulse intervals are set by the VMAX and HMAX registers, respectivery.

Communication Period after Sensor Reset in Master Mode


Peripheral Circuit

Power pins



Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

Signal pins



Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

Spot Pixel Specifications

	Level		Maximur	n distorted p	oixels i	n each zone		Remarks	
Type of distortion			0 to II'	Effective OB	111	Ineffective OB	Measurement method		
Black or white pixels at high light	30 %	≤	D	17	No evaluation criteria applied			1	
White pixels in the dark	5.6 mV	٤	D	400		No evaluation criteria applied		2	Tj = 60 °C 1/30 s integration
Black pixels at signal saturated	D	≤	639 mV	0	0 No evaluation criteria		teria applied	3	

(AV_{DD} = 2.7 V, OV_{DD} = 1.8 V, DV_{DD} = 1.2 V, Tj = 60 °C, 30 frame/s, Gain: 0 dB)

Note) 1. Zone is specified based on all-pixel drive mode.

2. D...Spot pixel level.

3. See the Spot Pixel Pattern Specifications for the specifications in which white pixel and black pixel are close.

Zone Definition

(1, 1)					4	OB si	de ignored area	I			
		(41, 5)			8	Vertic	al (V) direction	effective	OB (V.OB (1) 1976, 12)	
					4	OB si	de ignored area	l			00, 16)
	(17, 17	-			0					Z	oneIII
		(41, 17)			4					ZoneII'	
			(117, 21)		60				ZoneII		
				(265, 81) 180			ZoneI			
					(701, 261)		Zone0				
					616						
16	24	76	148	436		616	(1316, 876)	436	148	76	24
					180		(175	2, 1056)			
					60			(19	00, 1116)		
					4				(19	76, 1120)	
					0					(2000	, 1120)

Notice on White Pixels Specifications

After delivery inspection of CMOS image sensors, cosmic radiation may distort pixels of CMOS image sensors, and then distorted pixels may cause white point effects in dark signals in picture images. (Such white point effects shall be hereinafter referred to as "White Pixels".) Unfortunately, it is not possible with current scientific technology for CMOS image sensors to prevent such White Pixels. It is recommended that when you use CMOS image sensors, you should consider taking measures against such White Pixels, such as adoption of automatic compensation systems for White Pixels in dark signals and establishment of quality assurance standards. Unless the Seller's liability for White Pixels is otherwise set forth in an agreement between you and the Seller, Sony Corporation or its distributors (hereinafter collectively referred to as the "Seller") will, at the Seller's expense, replace such CMOS image sensors, in the event the CMOS image sensors delivered by the Seller are found to be to the Seller's satisfaction, to have over the allowable range of White Pixels as set forth as set forth above under the heading "Spot Pixels Specifications", within the period of three months after the delivery date of such CMOS image sensors from the Seller to you; provided that the Seller disclaims and will not assume any liability after if you have incorporated such CMOS image sensors into other products. Please be aware that Seller disclaims and will not assume any liability for (1) CMOS image sensors fabricated, altered or modified after delivery to you, (2) CMOS image sensors incorporated into other products, (3) CMOS image sensors shipped to a third party in any form whatsoever, or (4) CMOS image sensors delivered to you over three months ago. Except the above mentioned replacement by Seller, neither Sony Corporation nor its distributors will assume any liability for White Pixels. Please resolve any problem or trouble arising from or in connection with White Pixels at your costs and expenses.

[For Your Reference] The Occurrence Rate of White Pixels

The chart below shows the predictable data on the occurrence rates of White Pixels in a single-story building in Tokyo at an altitude of 0 meters. It is recommended that you should consider taking measures against White Pixels, such as adoption of automatic compensation systems appropriate for each occurrence rate of White Pixels.

The data in the chart is based on records of past field tests, and signifies estimated occurrence rates calculated according to structures and electrical properties of each device. Moreover, the data in the chart is for your reference purpose only, and is not to be used as part of any CMOS image sensor specifications.

White Pixel Level (in case of storage time = 1/30 s) $(Ta = 60 \ ^{\circ}C)$	Occurrence Rate per week
5.6 mV or higher	27.8 %
10.0 mV or higher	15.9 %
24.0 mV or higher	6.9 %
50.0 mV or higher	3.4 %
72.0 mV or higher	2.4 %

Example of Occurrence Rates

- Note 1) The above data indicates the average occurrence rate of a single White Pixels that will occur when a CMOS image sensor is left for a week. For example, in a case of a device that has a 1 % occurrence rate per week at the 5.6 mV or higher effect level, this means that if 1,000 devices are left for a week, a total of 10 devices out of the whole
- Note 2) The occurrence rate of White Pixels fluctuates depending on the CMOS image sensor storage environment (such as altitude, geomagnetic latitude and building structure), time (solar activity effects) and so on. Moreover, there may be statistic errors. Please take notice and understand that this is an example of test data with experiments that have being conducted over a specific time period and in a specific environment.
- Note 3) This data does not guarantee the upper limits of the occurrence rate of White Pixels.

1,000 devices will have a single White Pixels at the 5.6 mV or higher effect level.

For Your Reference:

The occurrence rate of White Pixels at an altitude of 3,000 meters is from 5 to 10 times more than that at an altitude of 0 meters because of the density of the cosmic rays. In addition, in high latitude geographical areas such as London and New York, the density of cosmic rays increases due to a difference in the geomagnetic density, so the occurrence rate of White Pixels in such areas approximately doubles when compared with that in Tokyo.


Measurement Method for Spot Pixels

After setting the measurement condition to the standard imaging condition II, and the device drive conditions are within the bias and clock voltage conditions. Configure the drive circuit according to the example and measure.

1. Black or white pixels at high light

After adjusting the average value of the Gr/Gb signal output to 510 mV, measure the local dip point (black pixel at high light, ViB) and the peak point (white pixel at high light, ViK) in the Gr/Gb/R/B signal output Vi (i = Gr/Gb/R/B), and substitute the values into the following formula.

Spot pixel level D = {(Vi_B or Vi_K)/Vi average value} × 100 [%]



Signal output waveform of R/G/B channel

2. White pixels in the dark

Set the device to a dark setting and measure the local peak point of the signal output waveform using the average value of the dark signal output as a reference.

 Black pixels at signal saturated Set the device to operate in saturation and measure the local dip point using the OB output as a reference.



Signal output waveform of R/G/B channel

Spot Pixel Pattern Specifications

Spot pixel patterns are counted as shown below.

List of Spot Pixel Patterns

No.	Pattern	White pixel / Black pixel / Bright pixel
1		Rejected
2		
3		Allowed
4		Allowed
5		

- Note) 1. ●: Black circles indicate the positions of spot pixels. The patterns are specified separately for white pixels, black pixels and bright spots.
 (Example: Even when a black pixel and a white pixel are arranged as shown by pattern No. 1, this is not judged as a defect (Allowed).)
 - 2. Sensors exhibiting one or more patterns indicated as "Rejected" are sorted and removed.
 - 3. Sensors exhibiting patterns indicated as "Allowed" are not subject to sorting and removal, and these pixels are instead counted in the number of allowable spot pixels by zone.
 - 4. White pixels and black pixels other than the patterns noted in the table above are all counted in the number of allowable spot pixels by zone.

CRA Characteristics

(Exit pupil distance: -30 mm)

The recommended CRA characteristics is 0.0 degrees all over the image height (0 – 100 %), because the target E.P.D. is infinite.

We assume that the worst case of E.P.D. is -30 mm. The CRA characteristics of -30 mm E.P.D. is described below. The real CRA should be smaller than the table below.





Image height		CRA
(%)	(mm)	(deg)
0	0.00	0.00
5	0.16	0.30
10	0.31	0.59
15	0.47	0.89
20	0.62	1.19
25	0.78	1.49
30	0.93	1.78
35	1.09	2.08
40	1.25	2.38
45	1.40	2.68
50	1.56	2.97
55	1.71	3.27
60	1.87	3.57
65	2.02	3.86
70	2.18	4.16
75	2.34	4.45
80	2.49	4.75
85	2.65	5.04
90	2.80	5.34
95	2.96	5.63
100	3.12	5.93

Marking



Note:Following characters enter into "W", and "X". (No Au coat) W:In English upper case character. One character X:Number, single number

DRAWING No. AM-C322LQJC(2D)

Notes On Handling

1. Static charge prevention

Image sensors are easily damaged by static discharge. Before handling be sure to take the following protective measures.

- (1) Either handle bare handed or use non-chargeable gloves, clothes or material.
 - Also use conductive shoes.
- (2) Use a wrist strap when handling directly.
- (3) Install grounded conductive mats on the floor and working table to prevent the generation of static electricity.
- (4) Ionized air is recommended for discharge when handling image sensors.
- (5) For the shipment of mounted boards, use boxes treated for the prevention of static charges.

2. Protection from dust and dirt

Image sensors are packed and delivered with care taken to protect the element glass surfaces from harmful dust and dirt. Clean glass surfaces with the following operations as required before use.

- (1) Perform all lens assembly and other work in a clean environment (class 1000 or less).
- (2) Do not touch the glass surface with hand and make any object contact with it. If dust or other is stuck to a glass surface, blow it off with an air blower. (For dust stuck through static electricity, ionized air is recommended.)
- (3) Clean with a cotton swab with ethyl alcohol if grease stained. Be careful not to scratch the glass.
- (4) Keep in a dedicated case to protect from dust and dirt. To prevent dew condensation, preheat or precool when moving to a room with great temperature differences.
- (5) When a protective tape is applied before shipping, remove the tape applied for electrostatic protection just before use. Do not reuse the tape.

3. Installing (attaching)


- (1) If a load is applied to the entire surface by a hard component, bending stress may be generated and the package may fracture, etc., depending on the flatness of the bottom of the package. Therefore, for installation, use either an elastic load, such as a spring plate, or an adhesive.
- (2) The adhesive may cause the marking on the rear surface to disappear.
- (3) If metal, etc., clash or rub against the package surface, the package may chip or fragment and generate dust.
- (4) Acrylate anaerobic adhesives are generally used to attach this product. In addition, cyanoacrylate instantaneous adhesives are sometimes used jointly with acrylate anaerobic adhesives to hold the product in place until the adhesive completely hardens. (Reference)
- (5) Note that the sensor may be damaged when using ultraviolet ray and infrared laser for mounting it.

4. Recommended reflow soldering conditions

The following items should be observed for reflow soldering.

(1) Temperature profile for reflow soldering

Control item	Profile (at part side surface)
1. Preheating	150 to 180 °C 60 to 120 s
2. Temperature up (down)	+4 °C/s or less (- 6 °C/s or less)
3. Reflow temperature	Over 230 °C 10 to 30 s Max. 5 °C/s
4. Peak temperature	Max. 240 ± 5 °C



- (2) Reflow conditions
 - (a) Make sure the temperature of the upper surface of the seal glass resin adhesive portion of the package does not exceed 245 °C.
 - (b) Perform the reflow soldering only one time.
 - (c) Finish reflow soldering within 72 h after unsealing the degassed packing. Store the products under the condition of temperature of 30 °C or less and humidity of 70 % RH or less after unsealing the package.
 - (d) Perform re-baking only one time under the condition at 125 °C for 24 h.
- (3) Others
 - (a) Carry out evaluation for the solder joint reliability in your company.
 - (b) After the reflow, the paste residue of protective tape may remain around the seal glass. (The paste residue of protective tape should be ignored except remarkable one.)
 - (c) Note that X-ray inspection may damage characteristics of the sensor.

5. Others

- (1) Do not expose to strong light (sun rays) for long periods, as the color filters of color devices will be discolored.
- (2) Exposure to high temperature or humidity will affect the characteristics. Accordingly avoid storage or use in such conditions.
- (3) This product is precision optical parts, so care should be taken not to apply excessive mechanical shocks or force.
- (4) Note that imaging characteristics of the sensor may be affected when approaching strong electromagnetic wave or magnetic field during operation.
- (5) Note that image may be affected by the light leaked to optical black when using an infrared cut filter that has transparency in near infrared ray area during shooting subjects with high luminance.

Package Outline

(Unit: mm)

