
IN74AC193

Presettable 4-Bit Binary UP/DOWN Counter High-Speed Silicon-Gate CMOS

The IN74AC193 is identical in pinout to the LS/ALS193, HC/HCT193. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LS/ALS outputs.

The counter has two separate clock inputs, a Count Up Clock and Count Down Clock inputs. The direction of counting is determined by which input is clocked. The outputs change state synchronous with the LOW-to-HIGH transitions on the clock inputs. This counter may be preset by entering the desired data on the P0, P1, P2, P3 input. When the Parallel Load input is taken low the data is loaded independently of either clock input. This feature allows the counters to be used as devide-by-n by modifying the count lenght with the preset inputs. In addition the counter can also be cleared. This is accomplished by inputting a high on the Master Reset input. All 4 internal stages are set to low independently of either clock input.Both a Terminal Count Down (TC_D) and Terminal Count Up (TC_U) Outputs are provided to enable cascading of both up and down counting functions. The TC_D output produces a negative going pulse when the counter underflows and TC_{II} outputs a pulse when the counter overflows. The counter can be cascaded by connecting the TC_{U} and TC_D outputs of one device to the Count Up Clock and Count Down Clock inputs, respectively, of the next device.


- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1.0 μA; 0.1 μA @ 25°C
- High Noise Immunity Characteristic of CMOS Devices
- Outputs Source/Sink 24 mA



PIN ASSIGNMENT

P ₁	1 •	16		v _{cc}
q_1	2	15		P ₀
Q ₀ [3	14	þ	MR
CPD	4	13	þ	$\overline{\text{TC}}_{\text{D}}$
CPU	5	12	þ	$\overline{\mathrm{TC}}_{\mathrm{U}}$
Q_2 [6	11	þ	PL
Q ₃ [7	10	þ	P ₂
GND	8	9	þ	P ₃

LOGIC DIAGRAM





Symbol	Parameter	Value	Unit
V _{CC}	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V _{IN}	DC Input Voltage (Referenced to GND)	-0.5 to V_{CC} +0.5	V
V _{OUT}	DC Output Voltage (Referenced to GND)	-0.5 to V_{CC} +0.5	V
I _{IN}	DC Input Current, per Pin	±20	mA
I _{OUT}	DC Output Sink/Source Current, per Pin	±50	mA
I _{CC}	DC Supply Current, V_{CC} and GND Pins	±50	mA
P _D	Power Dissipation in Still Air, Plastic DIP+ SOIC Package+	750 500	mW
Tstg	Storage Temperature	-65 to +150	°C
T _L	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package)	260	°C

MAXIMUM RATINGS^{*}

*Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

+Derating - Plastic DIP: - 10 mW/°C from 65° to 125°C

SOIC Package: : - 7 mW/°C from 65° to 125°C


RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
V _{CC}	DC Supply Voltage (Referenced to GND)		2.0	6.0	V
V_{IN}, V_{OUT}	DC Input Voltage, Output Voltage (Reference	ed to GND)	0	V _{CC}	V
TJ	Junction Temperature (PDIP)			140	°C
T _A	Operating Temperature, All Package Types		-40	+85	°C
I _{OH}	Output Current - High			-24	mA
I _{OL}	Output Current - Low			24	mA
t _r , t _f	(except Schmitt Inputs)	$V_{\rm CC} = 3.0 \text{ V}$ $V_{\rm CC} = 4.5 \text{ V}$ $V_{\rm CC} = 5.5 \text{ V}$	0 0 0	150 40 25	ns/V

 $V_{\rm IN}$ from 30% to 70% V_{CC}

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{IN} and V_{OUT} should be constrained to the range $GND \leq (V_{IN} \text{ or } V_{OUT}) \leq V_{CC}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.



			V _{CC}	Guarante	eed Limits	
Symbol	Parameter	Test Conditions	v	25 °C	-40°C to 85°C	Unit
V _{IH}	Minimum High-Level Input Voltage	V_{OUT} =0.1 V or V_{CC} -0.1 V	3.0 4.5 5.5	2.1 3.15 3.85	2.1 3.15 3.85	V
V _{IL}	Maximum Low -Level Input Voltage	V_{OUT} =0.1 V or V_{CC} -0.1 V	3.0 4.5 5.5	0.9 1.35 1.65	0.9 1.35 1.65	V
V _{OH}	Minimum High-Level Output Voltage	$I_{OUT} \leq -50 \ \mu A$	3.0 4.5 5.5	2.9 4.4 5.4	2.9 4.4 5.4	V
		$V_{IN}=V_{IH} \text{ or } V_{IL}$ $I_{OH}=-12 \text{ mA}$ $I_{OH}=-24 \text{ mA}$ $I_{OH}=-24 \text{ mA}$	3.0 4.5 5.5	2.56 3.86 4.86	2.46 3.76 4.76	
V _{OL}	Maximum Low-Level Output Voltage	$I_{OUT} \leq 50 \ \mu A$	3.0 4.5 5.5	0.1 0.1 0.1	0.1 0.1 0.1	V
		${}^{*}V_{IN}=V_{IH} \text{ or } V_{IL}$ $I_{OL}=12 \text{ mA}$ $I_{OL}=24 \text{ mA}$ $I_{OL}=24 \text{ mA}$	3.0 4.5 5.5	0.36 0.36 0.36	0.44 0.44 0.44	
I _{IN}	Maximum Input Leakage Current	V _{IN} =V _{CC} or GND	5.5	±0.1	±1.0	μΑ
I _{OLD}	+Minimum Dynamic Output Current	V _{OLD} =1.65 V Max	5.5		75	mA
I _{OHD}	+Minimum Dynamic Output Current	V _{OHD} =3.85 V Min	5.5		-75	mA
I _{CC}	Maximum Quiescent Supply Current (per Package)	V _{IN} =V _{CC} or GND	5.5	8.0	80	μΑ

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

^{*} All outputs loaded; thresholds on input associated with output under test.

+Maximum test duration 2.0 ms, one output loaded at a time.

Note: I_{IN} and I_{CC} @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V_{CC}

FUNCTION TABLE

	Iı	nputs	Mode	
MR	PL	CP _U	CP _D	
Н	Х	Х	Х	Reset(Asyn.)
L	L	Х	Х	Preset(Asyn.)
L	Н	2	Н	No Count
L	Н	\langle	Н	Count Up
L	Н	Н		Count Down
L	Н	Н	\sim	No Count

X = don't care

-

The IN74AC193 is an UP/DOWN MODULO-16 Binary Counter.

Logic equations

For Terminal Count:

 $\overline{\underline{TC_U}} = \underline{Q_0} \bullet \underline{Q_1} \bullet \underline{Q_2} \bullet \underline{Q_3} \bullet \underline{CP_U}$ $\overline{TC_D} = \underline{Q_0} \bullet \underline{Q_1} \bullet \underline{Q_2} \bullet \underline{Q_3} \bullet \underline{CP_D}$



		V_{CC}^{*}	Guaranteed Limits						
Symbol	Parameter	v	25 °C		25 °C -40		-40°C	to 85°C	Uni
			Min	Max	Min	Max			
\mathbf{f}_{max}	Maximum Clock Frequency (Figure 1)	3.3 5.0	88 120		40 55		MH		
t _{PLH}	Propagation Delay, CP_U or CP_D to \overline{TC}_U or TC_D (Figure 2)	3.3 5.0		20 13		22 14.5	ns		
t _{PHL}	Propagation Delay, CP_U or CP_D to \overline{TC}_U or TC_D (Figure 2)	3.3 5.0		19 11.5		21 13.0	ns		
t _{PLH}	Propagation Delay, CP_U or CP_D to Q_n (Figure 1)	3.3 5.0		15 10		17.0 11.5	ns		
t _{PHL}	Propagation Delay, CP_U or CP_D to Q_n (Figure 1)	3.3 5.0		15 9.5		17.0 11	ns		
t _{PLH}	Propagation Delay, P_n to Q_n (Figure 3)	3.3 5.0		15 10		17.0 11.5	ns		
t _{PHL}	Propagation Delay, P_n to Q_n (Figure 3)	3.3 5.0		15 9.5		17.0 11	ns		
t _{PLH}	Propagation Delay, PL to Q_n (Figure 4)	3.3 5.0		15 10		17 11.5	ns		
t _{PHL}	Propagation Delay, PL to Q_n (Figure 4)	3.3 5.0		20 12.5		22 14	ns		
t _{PHL}	Propagation Delay, MR to Q _n (Figure 5)	3.3 5.0		20 12.5		22 14	ns		
t _{PLH}	Propagation Delay, MR to \overline{TC}_U (Figure 6)	3.3 5.0		18 12		20 13.5	ns		
t _{PHL}	Propagation Delay, MR $\overline{\text{to TC}}_{D}$ (Figure 6)	3.3 5.0		19 11.5		21 13.0	ns		
t _{PLH}	Propagation Delay, PL to \overline{TC}_U or \overline{TC}_D (Figure 6)	3.3 5.0		20 13		22 14.5	ns		
t _{PHL}	Propagation Delay, PL to \overline{TC}_U or \overline{TC}_D (Figure 6)	3.3 5.0		15 8.5		17 10	ns		
t _{PLH}	Propagation Delay, P_n to \overline{TC}_U or \overline{TC}_D (Figure 6)	3.3 5.0		20 13		22 14.5	ns		
t _{PHL}	Propagation Delay, P_n to \overline{TC}_U or \overline{TC}_D (Figure 6)	3.3 5.0		20 12.5		22 14	ns		
C _{IN}	Maximum Input Capacitance	5.0	4	.5	4	.5	pF		

AC ELECTRICAL CHARACTERISTICS (C_L =50pF,Input t_r=t_f=3.0 ns)

Ī			Typical @25°C,V _{CC} =5.0 V	
	C _{PD}	Power Dissipation Capacitance	45	pF

*Voltage Range 3.3 V is 3.3 V ± 0.3 V

Voltage Range 5.0 V is 5.0 V ± 0.5 V



		V_{CC}^{*}	Guarantee	ed Limits	
Symbol	Parameter	v	25 °C	-40°C to 85°C	Unit
t _{su}	Minimum Setup Time, $P_n to PL$ (Figure 7)	3.3 5.0	9 6	10 7	ns
t _h	Minimum Hold Time, PL to P _n (Figure 7)	3.3 5.0	-1.0 -1.0	0 0	ns
t _w	Minimum Pulse Width, PL (Figure 4)	3.3 5.0	17 12	21 13	ns
t _w	Minimum Pulse Width, CP_U or CP_D (Figure 1)	3.3 5.0	11 8	12 9	ns
t _w	Minimum Pulse Width, MR (Figure 5)	3.3 5.0	14 10	16 12	ns
$t_{\rm rec}$	Minimum Recovery Time, PL to CP_U or CP_D (Figure 5)	3.3 5.0	9 12	10 13	ns
t _{rec}	Minimum Recovery Time, MR to CP_U or CP_D (Figure 5)	3.3 5.0	17 12	21 14	ns

TIMING REQUIREMENTS (C_L=50pF, Input t_r=t_f=3.0 ns)

*Voltage Range 3.3 V is 3.3 V ± 0.3 V

Voltage Range 5.0 V is 5.0 V ± 0.5 V








Figure 1. Switching Waveforms












Figure 4. Switching Waveforms








Figure 7. Switching Waveforms








EXPANDED LOGIC DIAGRAM






7

N SUFFIX PLASTIC DIP (MS - 001BB)




► ^	
16 9	↑ B
$\Gamma V V V V V V V V$	






 Dimensions "A", "B" do not include mold flash or protrusions. Maximum mold flash or protrusions 0.25 mm (0.010) per side.



D SUFFIX SOIC (MS - 012AC)



NOTES:

- 1. Dimensions A and B do not include mold flash or protrusion.
- 2. Maximum mold flash or protrusion 0.15 mm (0.006) per side for A; for B 0.25 mm (0.010) per side.



	Dimension, mm			
Symbol	MIN	MAX		
Α	9.8	10		
В	3.8	4		
С	1.35	1.75		
D	0.33	0.51		
F	0.4	1.27		
G	1.	27		
Н	5.	72		
J	0°	8°		
K	0.1	0.25		
М	0.19	0.25		
Р	5.8	6.2		
R	0.25	0.5		