


IN74LV374

Octal D-type transparent latch; 3-state


The IN74LV374 is a low-voltage Si-gate CMOS device and is pin and function compatible with 74HCT374.

The IN74LV374 is an octal D-type transparent latch featuring separate D-type inputs for each latch and 3-state outputs for bus oriented applications. A latch enable (LE) input and an output enable (OE) input are common to all internal latches.

- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 1.2 to 3.6 V
- Low Input Current: 1.0 μ A
- High Noise Immunity Characteristic of CMOS Devices




LOGIC DIAGRAM



PIN 20=V_{CC}
 PIN 10=GND

PIN ASSIGNMENT



FUNCTION TABLE

Inputs			Output
OE	CP	Dn	Qn
L	—	H	H
L	—	L	L
L	L, H, —	X	Q ₀
H	X	X	Z

X = Don't care

Z = High impedance OFF-state

L = Low voltage level

H = HIGH voltage level

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
V_{CC}	DC supply voltage	-0.5 to +5.0	V
I_{IK}^{*1}	DC input diode current	± 20	mA
I_{OK}^{*2}	DC output diode current	± 50	mA
I_O^{*3}	DC output source or sink current -bus driver outputs	± 35	mA
I_{GND}	DC V_{CC} or GND current for types with - bus driver outputs	± 70	mA
I_{CC}	DC V_{CC} or GND current for types with - bus driver outputs	± 70	mA
P_D	Power dissipation per paskade, plastic DIP+ SOIC package+	750 500	mW
T_{Stg}	Storage temperature	-65 to +150	°C
T_L	Lead temperature, 1.5 mm from Case for 10 seconds (Plastic DIP), 0.3 mm (SOIC Package)	260	°C

*Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

+Derating - Plastic DIP: - 12 mW/°C from 70° to 125°C

SOIC Package: - 8 mW/°C from 70° to 125°C

*1: $V_I < -0.5$ or $V_I > V_{CC} + 0.5V$

*2: $V_O < -0.5$ or $V_O > V_{CC} + 0.5V$

*3: $-0.5V < V_O < V_{CC} + 0.5V$

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit	
V_{CC}	DC Supply Voltage	1.2	3.6	V	
V_{IN}, V_{OUT}	DC Input Voltage, Output Voltage	0	V_{CC}	V	
T_A	Operating Temperature, All Package Types	-40	+125	°C	
t_r, t_f	Input Rise and Fall Time	$V_{CC} = 1.2\text{ V}$ $V_{CC} = 2.0\text{ V}$ $V_{CC} = 3.0\text{ V}$ $V_{CC} = 3.6\text{ V}$	0 0 0 0	1000 700 500 400	ns

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{IN} and V_{OUT} should be constrained to the range $GND \leq (V_{IN} \text{ or } V_{OUT}) \leq V_{CC}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

DC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test Conditions	V_{CC} , B	Guaranteed Limit						Unit	
				25°C		-40°C to 85°C		-40°C to 125°C			
				min	max	min	max	min	max		
V_{IH}	HIGH level input voltage	$V_O = V_{CC} - 0.1 B$	1.2 2.0 3.0 3.6	0.9 1.4 2.1 2.5	- - - -	0.9 1.4 2.1 2.5	- - - -	0.9 1.4 2.1 2.5	- - - -	B	
V_{IL}	LOW level input voltage	$V_O = 0.1 B$	1.2 2.0 3.0 3.6	- - - -	0.3 0.6 0.9 1.1	- - - -	0.3 0.6 0.9 1.1	- - - -	0.3 0.6 0.9 1.1	B	
V_{OH}	HIGH level output voltage; all outputs	$V_I = V_{IH}$ or V_{IL} $I_O = -50 \mu A$	1.2 2.0 3.0 3.6	1.1 1.92 2.92 3.52	- - - -	1.0 1.9 2.9 3.5	- - - -	1.0 1.9 2.9 3.5	- - - -	B	
	HIGH level output voltage; bus driver outputs	$V_I = V_{IH}$ or V_{IL} $I_O = -8.0 mA$	3.0	2.48	-	2.34	-	2.20	-	B	
V_{OL}	LOW-level output voltage; all outputs	$V_I = V_{IH}$ or V_{IL} $I_O = 50 \mu A$	1.2 2.0 3.0 3.6	- - - -	0.09 0.09 0.09 0.09	- - - -	0.1 0.1 0.1 0.1	- - - -	0.1 0.1 0.1 0.1	B	
	LOW-level output voltage; bus driver outputs	$V_I = V_{IH}$ or V_{IL} $I_O = 8.0 mA$	3.0	-	0.33	-	0.4	-	0.5	B	
I_{IN}	Input leakage current	$V_I = V_{CC}$ or GND	3.6	-	± 0.1	-	± 1.0	-	± 1.0	μA	
I_{OZ}	3-state output OFF-state current	$V_I = V_{IL}$ or V_{IH} $V_O = V_{CC}$ or GND	1.2 3.6	-	± 0.5	-	± 5	-	± 10	μA	
I_{CC}	Quiescent supply current; MSI	$V_I = V_{CC}$ or 0 B $I_O = 0 \mu A$	3.6	-	8.0	-	80	-	160	μA	

AC ELECTRICAL CHARACTERISTICS ($C_L=50 \text{ n}\Phi$, $t_{LH} = t_{HL} = 6.0 \text{ ns}$, $V_{IL}=0\text{B}$, $V_{IH}=V_{CC}$)

Symbol	Parameter	V_{CC} V	Guaranteed Limit						Unit	
			25°C		-40°C to 85°C		-40°C to 125°C			
			min	max	min	max	min	max		
t_{PHL}, t_{PLH}	Propagation delay CP to Qn	1.2	-	180	-	230	-	270	ns	
		2.0	-	45	-	56	-	68		
		3.0	-	27	-	34	-	35		
t_{PZH}, t_{PZL}	3-state output enable time OE to Qn	1.2	-	160	-	200	-	240		
		2.0	-	38	-	57	-	68		
		3.0	-	25	-	36	-	43		
t_{PHZ}, t_{PLZ}	3-state output disable time OE to Qn	1.2	-	160	-	200	-	240		
		2.0	-	38	-	48	-	58		
		3.0	-	23	-	49	-	35		
t_{THL}, t_{TLH}	Output transition time	1.2	-	75	-	100	-	120		
		2.0	-	16	-	20	-	24		
		3.0	-	10	-	13	-	15		
t_w	Clock pulse width HIGH or LOW	1.2	250	-	350	-	540	-		
		2.0	18	-	23	-	28	-		
		3.0	11	-	14	-	17	-		
t_{SU}	Set-up time Dn to CP	1.2	45	-	50	-	100	-		
		2.0	13	-	17	-	20	-		
		3.0	8	-	10	-	12	-		
t_H	Hold time Dn to CP	1.2	25	-	25	-	25	-		
		2.0	5	-	5	-	5	-		
		3.0	5	-	5	-	5	-		
f_c	Maximum clock pulse frequency	1.2	27		22		18			
		3.0	46		37		31			
C_I	Input capacitance	3.0	-	7.0	-	7.0	-	7.0	pF	

C_{PD}	Power dissipation capacitance per latch	Typical @25°C, $V_{CC}=3.0$ V				pF
		34				

Used to determine the no-load dynamic power consumption: $P_D=C_{PD}V_{CC}^2f_i + \sum(C_LV_{CC}^2f_0)$ where:

f_i = input frequency in MHz; C_L = output load capacity in pF;

f_0 = output frequency in MHz; V_{CC} = supply voltage in V;

$\sum(C_LV_{CC}^2f_0)$ = sum of outputs.




Figure 1. Switching Waveforms




Figure 2. Switching Waveforms







Figure 3. Switching Waveforms

EXPANDED LOGIC DIAGRAM




**N SUFFIX PLASTIC DIP
(MS - 001AD)**




NOTES: $\oplus 0.25\text{ (0.010) } \ominus \text{ T}$

1. Dimensions "A", "B" do not include mold flash or protrusions.

Maximum mold flash or protrusion 0.25 mm (0.010) per side.



	Dimension, mm	
Symbol	MIN	MAX
A	24.89	26.92
B	6.1	7.11
C		5.33
D	0.36	0.56
F	1.14	1.78
G	2.54	
H	7.62	
J	0°	10°
K	2.92	3.81
L	7.62	8.26
M	0.2	0.36
N	0.38	

**D SUFFIX SOIC
(MS - 013AC)**


NOTES:

1. Dimensions A and B do not include mold flash or protrusion.
2. Maximum mold flash or protrusion 0.15 mm (0.006) per side for A; for B - 0.25 mm (0.010) per side.



	Dimension, mm	
Symbol	MIN	MAX
A	12.6	13
B	7.4	7.6
C	2.35	2.65
D	0.33	0.51
F	0.4	1.27
G	1.27	
H	9.53	
J	0°	8°
K	0.1	0.3
M	0.23	0.32
P	10	10.65
R	0.25	0.75