

IN74LV573**Octal D-type transparent latch (3-State)**

The 74LV573 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC/HCT573.



The 74LV573 is an octal D-type transparent latch featuring separate D-type inputs for each latch and 3-State outputs for bus oriented applications. A latch enable (LE) input and an output enable (OE) input are common to all internal latches.

The '573' consists of eight D-type transparent latches with 3-State true outputs. When LE is HIGH, data at the D n inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change each time its corresponding D-input changes.

When LE is LOW the latches store the information that was present at the D-inputs a set-up time preceding the HIGH-to-LOW transition of LE. When OE is LOW, the contents of the eight latches are available at the outputs. When OE is HIGH, the outputs go to the high impedance OFF-state. Operation of the OE input does not affect the state of the latches.

The '573' is functionally identical to the '563' and the '373', but the '563' has inverted outputs and the '373' has a different pin arrangement.

- Output voltage levels are compatible with input levels of CMOS, NMOS and TTL ICs
- Supply voltage range: 1.0 to 5.5 V
- Low input current: 1.0 μ A; 0.1 μ A at T = 25 °C
- High Noise Immunity Characteristic of CMOS Devices

LOGIC DIAGRAM**ORDERING INFORMATION**

IN74LV573N Plastic DIP
IN74LV573DW SOIC

T_A = -40° to 125° C for all packages

PIN ASSIGNMENT

| | | | |
|---------------|-----|----|-----------------|
| OUTPUT ENABLE | 1 ● | 20 | V _{CC} |
| D0 | 2 | 19 | Q0 |
| D1 | 3 | 18 | Q1 |
| D2 | 4 | 17 | Q2 |
| D3 | 5 | 16 | Q3 |
| D4 | 6 | 15 | Q4 |
| D5 | 7 | 14 | Q5 |
| D6 | 8 | 13 | Q6 |
| D7 | 9 | 12 | Q7 |
| GND | 10 | 11 | LATCH ENABLE |

FUNCTION TABLE

| Output Enable | Inputs | | Output |
|---------------|--------|---|-----------|
| | Clock | D | |
| L | / | H | H |
| L | / | L | L |
| L | L,H, | X | no change |
| H | X | X | Z |

H = high level

L = low level

X = don't care

Z = high impedance

MAXIMUM RATINGS*

| Symbol | Parameter | Value | Unit |
|--------------------------------|---|--------------|------|
| V _{CC} | DC supply voltage | -0.5 to +7.0 | V |
| I _{IK} * ¹ | Input diode current | ±20 | mA |
| I _{OK} * ² | Output diode current | ±50 | mA |
| I _O * ³ | Output source or sink current | ±35 | mA |
| I _{CC} | V _{CC} current | ±70 | mA |
| I _{GND} | GND current | ±50 | mA |
| P _D | Power dissipation per package: Plastic DIP * ⁴ SO * ⁴ | 750 500 | mW |
| T _{tsg} | Storage Temperature | -65 to +150 | °C |
| T _L | Lead Temperature, 1.5 mm (Plastic DIP Package), 0.3 mm (SO Package) from Case for 4 Seconds | 260 | °C |

*Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

*¹ V_I < -0.5 V or V_I > V_{CC} + 0.5 V.

*² V_O < -0.5 V or V_O > V_{CC} + 0.5 V.

*³ -0.5 V < V_O < V_{CC} + 0.5 V.

*⁴ Derating - Plastic DIP: - 12 mW/°C from 70° to 125°C

SO Package: - 8 mW/°C from 70° to 125°C

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min | Max | Unit | |
|---------------------------------|--|--|------------------|-------------------------|----|
| V _{CC} | DC Supply Voltage | 1.2 | 5.5 | V | |
| V _I | DC Input Voltage | 0 | V _{CC} | V | |
| V _O | DC Output Voltage | 0 | V _{CC} | V | |
| T _A | Operating Temperature, All Package Types | -40 | +125 | °C | |
| t _r , t _f | Input Rise and Fall Time (Figure 1) | 0 V ≤ V _{CC} ≤ 2.0 V 2.0 V ≤ V _{CC} ≤ 2.7 V 2.7 V ≤ V _{CC} ≤ 3.6 V 3.6 V ≤ V _{CC} ≤ 5.5 V | 0 0 0 0 | 500 200 100 50 | ns |

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{IN} and V_{OUT} should be constrained to the range GND≤(V_{IN} or V_{OUT})≤V_{CC}.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

| Symbol | Parameter | Test conditions | V _{CC} V | Guaranteed Limit | | | | | | | | Unit | |
|------------------|-------------------------------------|--|----------------------|------------------|------|-------|------|------|------|-------|------|------|--|
| | | | | 25°C | | -40°C | | 85°C | | 125°C | | | |
| | | | | min | max | min | max | min | max | min | max | | |
| V _{IH} | HIGH level input voltage | | 1.2 | 0.9 | - | 0.9 | - | 0.9 | - | 0.9 | - | V | |
| | | | 2.0 | 1.4 | - | 1.4 | - | 1.4 | - | 1.4 | - | | |
| | | | 2.7 | 2.0 | - | 2.0 | - | 2.0 | - | 2.0 | - | | |
| | | | 3.0 | 2.0 | - | 2.0 | - | 2.0 | - | 2.0 | - | | |
| | | | 3.6 | 2.0 | - | 2.0 | - | 2.0 | - | 2.0 | - | | |
| | | | 4.5 | 3.15 | - | 3.15 | - | 3.15 | - | 3.15 | - | | |
| | | | 5.5 | 3.85 | - | 3.85 | - | 3.85 | - | 3.85 | - | | |
| V _{IL} | LOW level output voltage | | 1.2 | - | 0.3 | - | 0.3 | - | 0.3 | - | 0.3 | V | |
| | | | 2.0 | - | 0.6 | - | 0.6 | - | 0.6 | - | 0.6 | | |
| | | | 2.7 | - | 0.8 | - | 0.8 | - | 0.8 | - | 0.8 | | |
| | | | 3.0 | - | 0.8 | - | 0.8 | - | 0.8 | - | 0.8 | | |
| | | | 3.6 | - | 0.8 | - | 0.8 | - | 0.8 | - | 0.8 | | |
| | | | 4.5 | - | 1.35 | - | 1.35 | - | 1.35 | - | 1.35 | | |
| | | | 5.5 | - | 1.65 | - | 1.65 | - | 1.65 | - | 1.65 | | |
| V _{OH} | HIGH level output voltage | V _I = V _{IH} or V _{IL} I _O = -100 μA | 1.2 | 1.05 | - | 1.05 | - | 1.0 | - | 1.0 | - | V | |
| | | | 2.0 | 1.85 | - | 1.85 | - | 1.8 | - | 1.8 | - | | |
| | | | 2.7 | 2.55 | - | 2.55 | - | 2.5 | - | 2.5 | - | | |
| | | | 3.0 | 2.85 | - | 2.85 | - | 2.8 | - | 2.8 | - | | |
| | | | 3.6 | 3.45 | - | 3.45 | - | 3.4 | - | 3.4 | - | | |
| | | | 4.5 | 4.35 | - | 4.35 | - | 4.3 | - | 4.3 | - | | |
| V _{OL} | LOW level output voltage | V _I = V _{IH} or V _{IL} I _O = 100 μA | 5.5 | 5.35 | - | 5.35 | - | 5.3 | - | 5.3 | - | V | |
| | | | 3.0 | 2.48 | - | 2.48 | - | 2.40 | - | 2.20 | - | | |
| | | | 4.5 | 3.70 | - | 3.70 | - | 3.60 | - | 3.50 | - | | |
| V _{OL} | LOW level output voltage | V _I = V _{IH} or V _{IL} I _O = 8 mA | 1.2 | - | 0.15 | - | 0.15 | - | 0.2 | - | 0.2 | V | |
| | | | 2.0 | - | 0.15 | - | 0.15 | - | 0.2 | - | 0.2 | | |
| | | | 2.7 | - | 0.15 | - | 0.15 | - | 0.2 | - | 0.2 | | |
| | | | 3.0 | - | 0.15 | - | 0.15 | - | 0.2 | - | 0.2 | | |
| V _{OL} | LOW level output voltage | V _I = V _{IH} or V _{IL} I _O = 16 mA | 3.6 | - | 0.15 | - | 0.15 | - | 0.2 | - | 0.2 | | |
| | | | 4.5 | - | 0.15 | - | 0.15 | - | 0.2 | - | 0.2 | | |
| | | | 5.5 | - | 0.15 | - | 0.15 | - | 0.2 | - | 0.2 | | |
| V _I | Input current | V _I = V _{CC} or 0 V | 5.5 | - | ±0.1 | - | ±0.1 | - | ±1.0 | - | ±1.0 | μA | |
| I _{CC} | Supply current | V _I = V _{CC} or 0 V I _O = 0 μA | 5.5 | - | 8.0 | - | 8.0 | - | 80 | - | 160 | μA | |
| I _{CC1} | Additional supply current per input | V _I = V _{CC} – 0.6V | 2.7 3.6 | - | 0.2 | - | 0.2 | - | 0.5 | - | 0.85 | mA | |
| I _{OZ} | Three state leakage current | 3-state output V _I (11) = V _{IH} V _O = V _{CC} or 0 V | 5.5 | - | ±0.5 | - | ±0.5 | - | ±5 | - | ±10 | μA | |



AC ELECTRICAL CHARACTERISTICS (C_L=50 pF, t_r=t_f=2.5 ns)

| Symbol | Parameter | Test conditions | V _{CC} V | Guaranteed Limit | | | | | | Unit | |
|-------------------------------------|---|---|----------------------|------------------|------|------|-----|-------|-----|------|--|
| | | | | -40°C to 25°C | | 85°C | | 125°C | | | |
| | | | | min | max | min | max | min | max | | |
| t _{PHL} , t _{PLH} | Propagation delay , Clock to Q | V _I = 0 V or V ₁ Figures 1,3 | 1.2 | - | 150 | - | 160 | - | 170 | ns | |
| | | | 2.0 | - | 30 | - | 39 | - | 49 | | |
| | | | 2.7 | - | 23 | - | 29 | - | 36 | | |
| | | | 3.0 | - | 18 | - | 23 | - | 29 | | |
| | | | 4.5 | - | 15 | - | 19 | - | 24 | | |
| t _{PHL} , t _{PLH} | Propagation delay , LE to Q | V _I = 0 V or V ₁ Figures 1,3 | 1.2 | - | 160 | - | 180 | - | 190 | ns | |
| | | | 2.0 | - | 34 | - | 43 | - | 53 | | |
| | | | 2.7 | - | 28 | - | 31 | - | 34 | | |
| | | | 3.0 | - | 20 | - | 25 | - | 31 | | |
| | | | 4.5 | - | 17 | - | 21 | - | 26 | | |
| t _{PHZ} , t _{PLZ} | Propagation delay, OE to Q | V _I = 0 V or V ₁ Figures 2,4 | 1.2 | - | 160 | - | 160 | - | 170 | ns | |
| | | | 2.0 | - | 31 | - | 39 | - | 48 | | |
| | | | 2.7 | - | 23 | - | 29 | - | 36 | | |
| | | | 3.0 | - | 20 | - | 24 | - | 29 | | |
| | | | 4.5 | - | 17 | - | 20 | - | 24 | | |
| t _{PZH} , t _{PZL} | Propagation delay, OE to Q | V _I = 0 V or V ₁ Figures 2,4 | 1.2 | - | 140 | - | 160 | - | 170 | ns | |
| | | | 2.0 | - | 28 | - | 37 | - | 48 | | |
| | | | 2.7 | - | 22 | - | 28 | - | 35 | | |
| | | | 3.0 | - | 17 | - | 22 | - | 28 | | |
| | | | 4.5 | - | 14 | - | 18 | - | 23 | | |
| C _I | Input capacitance | | 5.0 | - | 7.0* | - | - | - | - | pF | |
| C _{PD} | Power dissipation capacitance (per latch) | V _I = 0 V or V _{CC} | 5.5 | - | 52* | - | - | - | - | pF | |

* T = 25°C

TIMING REQUIREMENTS ($C_L=50\text{ pF}$, $t_r=t_f=2.5\text{ ns}$)

| Symbol | Parameter | Test conditions | V _{CC} V | Guaranteed Limit | | | | | | Unit | |
|-----------------|-------------------------------|---|----------------------|------------------|-----|------|-----|-------|-----|------|--|
| | | | | -40°C to 25°C | | 85°C | | 125°C | | | |
| | | | | min | max | min | max | min | max | | |
| t _w | Pulse Width, LE (low or high) | V _I = 0 V or V ₁ Figures 1,3 | 1.2 | 100 | - | 125 | - | 150 | - | ns | |
| | | | 2.0 | 29 | - | 34 | - | 41 | - | | |
| | | | 2.7 | 21 | - | 25 | - | 30 | - | | |
| | | | 3.0 | 17 | - | 20 | - | 24 | - | | |
| | | | 4.5 | 15 | - | 18 | - | 21 | - | | |
| t _{su} | Setup Time, Data to LE | V _I = 0 V or V ₁ Figures 1,5 | 1.2 | 50 | - | 75 | - | 100 | - | ns | |
| | | | 2.0 | 15 | - | 17 | - | 20 | - | | |
| | | | 2.7 | 11 | - | 13 | - | 15 | - | | |
| | | | 3.0 | 8 | - | 10 | - | 12 | - | | |
| | | | 4.5 | 6 | - | 8 | - | 10 | - | | |
| t _h | Hold Time, LE to Data | V _I = 0 V or V ₁ Figures 1,5 | 1.2 | 40 | - | 40 | - | 40 | - | ns | |
| | | | 2.0 | 8 | - | 8 | - | 8 | - | | |
| | | | 2.7 | 8 | - | 8 | - | 8 | - | | |
| | | | 3.0 | 8 | - | 8 | - | 8 | - | | |
| | | | 4.5 | 8 | - | 8 | - | 8 | - | | |



* Includes all probe and jig capacitance

Figure 1. Test Circuit

* Includes all probe and jig capacitance

Figure 2. Test Circuit




Figure 3. Switching Waveforms




Figure 4. Switching Waveforms




Figure 5. Switching Waveforms







Figure 6. Switching Waveforms

| Symbol | V _{CC} , V | Temperature, °C | | |
|----------------|---------------------|-------------------|------|------|
| | | -40°C to 25 | 85 | 125 |
| | | Level of a signal | | |
| | | V | V | V |
| V ₁ | 1.2 | 1.2 | 1.2 | 1.2 |
| | 2.0 | 2.0 | 2.0 | 2.0 |
| | 2.7 | 2.7 | 2.7 | 2.7 |
| | 3.0 | 2.7 | 2.7 | 2.7 |
| | 4.5 | 4.5 | 4.5 | 4.5 |
| V _M | 1.2 | 0.6 | 0.6 | 0.6 |
| | 2.0 | 1.0 | 1.0 | 1.0 |
| | 2.7 | 1.5 | 1.5 | 1.5 |
| | 3.0 | 1.5 | 1.5 | 1.5 |
| | 4.5 | 2.25 | 2.25 | 2.25 |
| V _X | 1.2 | 0.32 | 0.37 | 0.37 |
| | 2.0 | 0.4 | 0.45 | 0.45 |
| | 2.7 | 0.55 | 0.6 | 0.65 |
| | 3.0 | 0.6 | 0.65 | 0.7 |
| | 4.5 | 0.85 | 0.90 | 1.0 |
| V _Y | 1.2 | 0.88 | 0.78 | 0.68 |
| | 2.0 | 1.5 | 1.4 | 1.3 |
| | 2.7 | 2.1 | 2.0 | 1.9 |
| | 3.0 | 2.3 | 2.2 | 2.1 |
| | 4.5 | 3.45 | 3.35 | 3.25 |

EXPANDED LOGIC DIAGRAM




**N SUFFIX PLASTIC DIP
(MS - 001AD)**




NOTES: $\oplus 0.25\text{ (0.010) } \textcircled{M} \text{ T}$

- Dimensions "A", "B" do not include mold flash or protrusions.

Maximum mold flash or protrusion 0.25 mm (0.010) per side.



| | Dimension, mm | |
|--------|---------------|------------|
| Symbol | MIN | MAX |
| A | 24.89 | 26.92 |
| B | 6.1 | 7.11 |
| C | | 5.33 |
| D | 0.36 | 0.56 |
| F | 1.14 | 1.78 |
| G | | 2.54 |
| H | | 7.62 |
| J | 0° | 10° |
| K | 2.92 | 3.81 |
| L | 7.62 | 8.26 |
| M | 0.2 | 0.36 |
| N | 0.38 | |

**D SUFFIX SOIC
(MS - 013AC)**


NOTES:

- Dimensions A and B do not include mold flash or protrusion.
- Maximum mold flash or protrusion 0.15 mm (0.006) per side for A; for B - 0.25 mm (0.010) per side.



| | Dimension, mm | |
|--------|---------------|-----------|
| Symbol | MIN | MAX |
| A | 12.6 | 13 |
| B | 7.4 | 7.6 |
| C | 2.35 | 2.65 |
| D | 0.33 | 0.51 |
| F | 0.4 | 1.27 |
| G | | 1.27 |
| H | | 9.53 |
| J | 0° | 8° |
| K | 0.1 | 0.3 |
| M | 0.23 | 0.32 |
| P | 10 | 10.65 |
| R | 0.25 | 0.75 |