

MARCH 1977 Pub. No. 420305226-001 C

5-61

RES

ORIG

INS8080A 8-Bit N-Channel Microprocessor

003639

general description

The INS8080A is an 8-bit microprocessor housed in a standard, 40-pin dual-in-line package. The chip, which is fabricated using N-channel silicon gate MOS technology, functions as the central processing unit (CPU) in National Semiconductor's N8080 microcomputer family.

The INS8080A has a 16-bit address bus that is capable of addressing up to 65k bytes of memory and up to 256 input and 256 output devices. Data is routed to and from the INS8080A on a separate bidirectional 8-bit bus. This data bus is also TRI-STATE®, making direct memory addressing (DMA) and multiprocessing applications possible. The INS8080A directly provides signals to control the interface to memory and I/O ports. All buses, including control, are TTL compatible.


An asynchronous interrupt capability is included in the INS8080A to allow external signals to change the instruction sequence. The interrupting device may vector the program to a particular service routine location (or some other direct function) by specifying an interrupt instruction to be executed.

features T-3639

NSC

- 2μs Instruction Cycle
- Variable Length Instructions
- General Purpose Registers Six plus an Accumulator
- Direct Addressing up to 65k Bytes
- Variable Length Stack Accessed by 16-bit Stack Pointer
- Addresses 256 Input and 256 Output Ports
- Provisions for Vectored Interrupts
- TRI-STATE[®] Bus for DMA and Multiprocessing Capability
- TRI-STATE TTL Drive Capabilities for Address and Data Buses
- Decimal Arithmetic Capability
- Multiple Addressing Modes
 - Direct
 - Register
 - Register Indirect
 - Immediate
- Direct Plug-in Replacement for Intel 8080A

N8080A microcomputer family block diagram



absolute maximum ratings

Temperature Under Bias 0°C to +70°C
Storage Temperature65°C to +150°C
All Input or Output Voltages
with Respect to V _{BB} 0.3V to +20V
V_{CC},V_{DD} and V_{SS} with Respect to $V_{BB}.$. –0.3 V to +20 V
Power Dissipation

Note: Maximum ratings indicate limits beyond which permanent damage may occur. Continuous operation at these limits is not intended and should be limited to those conditions specified under dc electrical characteristics.

dc electrical characteristics

 $T_{A}=0^{\circ}C\ \text{to } +70^{\circ}C,\ V_{DD}=+12\ \text{V}\pm5\%,\ V_{CC}=+5\ \text{V}\pm5\%,\ V_{BB}=-5\ \text{V}\pm5\%,\ V_{SS}=0\ \text{V},\ \text{unless otherwise noted}.$

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Condition
V_{ILC}	Clock Input Low Voltage	V _{SS} -1		V _{SS} +0.8	V	
V_{IHC}	Clock Input High Voltage	9.0		V _{DD} +1	V	
V _{IL}	Input Low Voltage	V _{SS} -1		V _{SS} +0.8	٧	
V _{IH}	Input High Voltage	3.3		V _{CC} +1	V	
VOL	Output Low Voltage			0.45	V	$I_{OL} = 1.9 \text{ mA on all outputs,}$
V _{OH}	Output High Voltage	3.7			V	$I_{OH} = 150 \mu A$.
I _{DD (AV)}	Avg. Power Supply Current (V _{DD})		40	70	mA	i j _
ICC (AV)	Avg. Power Supply Current (V _{CC})		60	80	mA	Operation $t_{CY} = 0.48 \mu s$
I _{BB} (AV)	Avg. Power Supply Current (V _{BB})		0.01	1	mA	- τεγ - 0.40μs
I _{IL}	Input Leakage			±10	μΑ	$V_{SS} \leq V_{IN} \leq V_{CC}$
I _{CL}	Clock Leakage			±10	μΑ	V _{SS} ≤ V _{CLOCK} ≤ V _{DD}
I_{DL}^2	Data Bus Leakage in Input Mode			-100	μΑ	$V_{SS} \leq V_{IN} \leq V_{SS} + 0.8V$
				-2.0	mA	$V_{SS} + 0.8V \leqslant V_{IN} \leqslant V_{CC}$
IFL	Address and Data Bus Leakage			+10	μ A	V _{ADDR/DATA} = V _{CC}
	During HOLD			-100	μΑ	$V_{ADDR/DATA} = V_{SS} + 0.45V$


capacitance

$$T_A = 25^{\circ}C$$
, $V_{CC} = V_{DD} = V_{SS} = 0V$, $V_{BB} = -5V$


Symbol	Parameter	Тур.	Max.	Unit	Test Condition
C_ϕ	Clock Capacitance	17	25	pF	f _c = 1MHz
C _{IN}	Input Capacitance	6	10	pF	Unmeasured Pins
C _{OUT}	Output Capacitance	10	20	pF	Returned to V _{SS}

Notes

- The RESET signal must be active for a minimum of 3 clock cycles.
- 2. When DBIN is high and $V_{\mbox{\footnotesize{IN}}}>V_{\mbox{\footnotesize{IH}}}$ an internal active pullup will be switched onto the Data Bus.
- 3. ΔI supply / $\Delta T_A = -0.45\%$ /° C.








ac electrical characteristics

Symbol	Parameter	Min.	Max.	Unit	Test Condition
t _{CY} 3	Clock Period	0.48	2.0	μs	
t _r , t _f	Clock Rise and Fall Time	0	50	ns	
t _{ø1}	ϕ_1 Pulse Width	60		ns	
$t_{\phi 2}$	ϕ_2 Pulse Width	220		ns	
t _{D1}	Delay ϕ_1 to ϕ_2	0		ns	
t _{D2}	Delay ϕ_2 to ϕ_1	70		ns	
t _{D3}	Delay ϕ_1 to ϕ_2 Leading Edges	80		ns	
t _{DA} ²	Address Output Delay from ϕ_2		200	ns	٦ .
t _{DD} ²	Data Output Delay from ϕ_2		220	ns	$C_L = 100 pF$
t _{DC} ²	Signal Output Delay from ϕ_1 or ϕ_2 (SYNC, $\overline{\rm WR}$, WAIT, HLDA)		120	ns	
t _{DF} ²	DBIN Delay from ϕ_2	25	140	ns	$C_L = 50 pF$
t _{DI} 1	Delay for Input Bus to Enter Input Mode		tDF	ns	_
t _{DS1}	Data Setup Time During ϕ_1 and DBIN	30		ns	

timing waveforms

Note: Timing measurements are made at the following reference voltages: CLOCK '1' = $8.0\,\text{V}$, '0' = $1.0\,\text{V}$; INPUTS '1' = $3.3\,\text{V}$, '0' = $0.8\,\text{V}$; OUTPUTS '1' = $2.0\,\text{V}$, '0' = $0.8\,\text{V}$.




ac electrical characteristics (cont'd.)


Symbol	Parameter	Min.	Max.	Unit	Test Condition
t _{DS2}	Data Setup Time to ϕ_2 During DBIN	150		ns	
t _{DH} 1	Data Hold Time from ϕ_2 During DBIN	1		ns	
t _{IE} 2	INTE Output Delay from ϕ_2		200	ns	C _L = 50pF
t _{RS}	READY Setup Time During ϕ_2	120		ns	_
t _{HS}	HOLD Setup Time to ϕ_2	140		ns	
t _{IS}	INT Setup Time During ϕ_2 (During ϕ_1 in Halt Mode)	120	-	ns	
t _H	Hold Time from ϕ_2 (READY, INT, HOLD)	0		ns	
^t FD	Delay to Float During Hold (Address and Data Bus)		120	ns	
t _{AW} 2	Address Stable Prior to WR	5		ns	٦
t _{DW} ²	Output Data Stable Prior to WR	6		ns	
t _{WD} ²	Output Data Stable from WR	7		ns	
t _{WA} 2	Address Stable from WR	7		ns	$C_L = 100 \text{ pF}$: Address, Data
t _{HF} 2	HLDA to Float Delay	8		ns	$C_L = 50 pF: \overline{WR}, HLDA, DBIN$
twF 2	WR to Float Delay	9		ns	
t _{AH} 2	Address Hold Time After DBIN During HLDA	-20		ns	




- 1. Data input should be enabled with DBIN status. No bus conflict can then occur and data hold time is assured. t_{DH} = 50ns or t_{DF} , whichever is less.
- 2. Typical load circuit:




3. $t_{CY} = t_{D3} + t_{r\phi2} + t_{\phi2} + t_{D2} + t_{f\phi2} + t_{r\phi1} \ge 480 \, \text{ns}.$



- 4. The following are relevant when interfacing the INS8080A to devices having V_{IH} = 3.3 V:
 - a) Maximum output rise time from 0.8V to 3.3V = 100ns @ C_L = SPEC.
 - b) Output Delay when measured to 3.0 V = SPEC + 60 ns @
 - c) If $C_L \neq SPEC$, add 0.6ns/pF if $C_L > C_{SPEC}$, subtract $0.3\,\text{ns/pF}$ (from modified delay) if $C_L < C_{\text{SPEC}}$.
- 5. $t_{AW} = 2t_{CY} t_{D3} t_{r\phi2} 140$ ns.
- 6. $t_{DW} = t_{CY} t_{D3} t_{r\phi2} 170 \text{ ns.}$
- 7. If not HLDA, $t_{WD} = t_{WA} = t_{D3} + t_{r\phi2} + 10$ ns. If HLDA, $t_{WD} = t_{r\phi2} + t_{r$ $t_{WA} = t_{WF}$.
- 8. $t_{HF} = t_{D3} + t_{r\phi2} 50 \text{ ns}$.
- 9. $t_{WF} = t_{D3} + t_{r\phi2} 10 \text{ ns.}$
- 10. Data in must be stable for this period during DBIN \cdot T₃. Both tDS1 and tDS2 must be satisfied.
- 11. Ready signal must be stable for this period during T_2 or T_W . (Must be externally synchronized.)
- 12. Hold signal must be stable for this period during T_2 or T_W when entering hold mode, and during T3, T4, T5, and \bar{T}_{WH} when in hold mode. (External synchronization is not required.)
- 13. Interrupt signal must be stable during this period of the last clock cycle of any instruction in order to be recognized on the following instruction. (External synchronization is not required.)
- 14. This timing diagram shows timing relationships only; it does not represent any specific machine cycle.





INS8080A functional pin definition

The following describes the function of all of the INS8080A input/output pins. Some of these descriptions reference internal timing periods.

INPUT SIGNALS

Ready: When high (logic 1), indicates that valid memory or input data are available to the CPU on the INS8080A data bus. The READY signal is used to synchronize the CPU with slower memory or input/output devices. If the INS8080A does not receive a high READY input after sending out an address to memory or an input/output device, the INS8080A enters a WAIT mode for as long as the READY input remains low (logic 0). The CPU may also be single stepped by the use of the READY signal.

Hold: When high, requests that the CPU enter the HOLD mode. When the CPU is in the HOLD mode, the CPU address and data buses both will be in the high-impedance state. The HOLD mode allows an external device to gain control of the INS8080A address and data buses immediately following the completion of the current machine cycle by the CPU. The CPU acknowledges the HOLD mode via the HOLD ACKNOWLEDGE (HLDA) output line. The HOLD request is recognized under the following conditions:

- The CPU is in the HALT mode.
- The READY signal is active and the CPU is in the t₂ or t_W state.

Interrupt (INT) Request: When high, the CPU recognizes an interrupt request on this line after completing the current instruction or while in the HALT mode. An interrupt request is not honored if the CPU is in the HOLD mode (HLDA = logic 1) or the Interrupt Enable Flip-flop is reset (INTE = logic 0).

Reset: When activated (high) for a minimum of three clock periods, the content of the Program Counter is cleared and the Interrupt Enable and Hold Acknowledge Flip-flops are reset. Following a RESET, program execution starts at memory location 0. It should be noted that the status flags, accumulator, stack pointer, and registers are not cleared during the RESET sequence.

 ϕ_1 and ϕ_2 Clocks: Two non-TTL compatible clock phases which provide nonoverlapping timing references for internal storage elements and logic circuits of the CPU.

+12 Volts: V_{DD} Supply.+5 Volts: V_{CC} Supply.-5 Volts: V_{BB} Supply.

Ground: V_{SS} (0 volt) reference.

OUTPUT SIGNALS

Synchronizing (SYNC) Signal: When activated (high), the beginning of a new machine cycle is indicated and the status word is outputted on the Data Bus.

Address $(A_{15} - A_0)$ Bus: This bus comprises sixteen TRI-STATE output lines. The bus provides the address to memory (up to 65k bytes) or denotes the input/output device number for up to 256 input and 256 output peripherals.

Wait: When high, acknowledges that the CPU is in the WAIT mode.

Write (\overline{WR}) : When low, the data on the data bus are stable for WRITE memory or output operation.

Hold Acknowledge (HLDA): Goes high in response to a logic 1 on the HOLD line and indicates that the data and address bus will go to the high-impedance state. The HLDA begins at one of the following times:

- The t₃ state of a READ memory input operation.
- The clock period following the t₃ state of a WRITE memory output operation.

In both cases, the HLDA signal starts after the rising edge of the ϕ_1 clock, and high impedance occurs after the rising edge of the ϕ_2 clock.


Interrupt Enable (INTE): Indicates the content of the internal Interrupt Enable Flip-flop. The Enable and Disable Interrupt (EI and DI) Instructions cause the Interrupt Enable Flip-flop to be set and reset, respectively. When the flip-flop is reset (INTE = logic 0), it inhibits interrupts from being accepted by the CPU. In addition, the Interrupt Enable Flip-flop is automatically reset (thereby disabling further interrupts) at the t_1 state of the instruction fetch cycle, when an interrupt is accepted; it is also reset by the RESET Signal.

Data Bus In (DBIN): When high, indicates to external circuits that the data bus is in the input mode. The DBIN Signal should be used to gate data from memory or an I/O device onto the Data Bus.

INPUT/OUTPUT SIGNALS

Data ($D_7 - D_0$) Bus: This bus comprises eight TRI-STATE input/output lines. The bus provides bidirectional communication between the CPU, memory, and input/output devices for instructions and data transfers. A status word (which describes the current machine cycle) is also outputted on the data bus during the first state of each machine cycle (SYNC = logic 1).

pin configuration



8080A status

Instructions for the 8080A require from one to five machine cycles for complete execution. The 8080A sends out 8 bits of status information on the data bus at the beginning of each machine cycle (during SYNC time). The following table defines the status information.

Status Information Definition

Symbols	Data Bus Bit	Definition	Symbols	Data Bus Bit	Definition
INTA*	D ₀	Acknowledge signal for INTERRUPT request. Signal should be used to gate a restart instruction onto the data bus when DBIN is active.	OUT	D ₄	Indicates that the address bus contains the address of an output device and the data bus will contain the output data when WR is active.
WO	D ₁	Indicates that the operation in the current machine cycle will be a WRITE memory or OUTPUT function (WO = 0). Otherwise, a READ memory or	M ₁	D ₅	Provides a signal to indicate that the CPU is in the fetch cycle for the first byte of an instuction.
STACK	D ₂	INPUT operation will be executed. Indicates that the address bus holds the pushdown stack address from the Stack Pointer.	IINP	D ₆	Indicates that the address bus contains the address of an input device and the input data should be placed on the data bus when DBIN is active.
HLTA	D ₃	Acknowledge signal for HALT Instruction.	MEMR*	D ₇	Designates that the data bus will be used for memory read data.

^{*}These three status bits can be used to control the flow of data onto the INS8080A data bus.

Status Word Chart

Manhima Cuala	T	Data Bus Bit													
Machine Cycle	Туре	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀						
Instruction Fetch	1	1	0	1	0	0	0	1	0						
Memory Read	2	1	0	0	0	0	0	1	0						
Memory Write	3	0	0	0	0	0	0	0	0						
Stack Read	4	1	0	0	0	0	1	1	0						
Stack Write	5	0	0	0	0	0	1	0	0						
Input Read	6	0	1	0	0	0	0	1	0						
Output Write	7	0	0	0	1	0	0	0	0						
Interrupt Acknowledge	8	0	0	1	0	0	0	1	1						
Halt Acknowledge	9	1	0	0	0	1	0	1	0						
Interrupt Acknowledge While Halt	10	0	0	1	0	1	0	1	1						

instruction set

Mnemoni	Description	Operation		Op Code D7 D6 D5 D4 D3 D2 D1 D0							No. of Bytes	No. of Machine (M)	No. of States	\vdash	_		Flag
DATA TRA	NSFER GROUP		D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	<u> </u>	Cycles	(T)	S	Z	AC	Р
LDA	Load Accumulator Direct	(A) ← ((byte 3) (byte 2))	10	0	1	1	1	0	1	0	3	4	13	i			_
LDAX B	Load Accumulator Indirect	(A) ← ((B)(C))	0	0	0	0	1	0	1	0	1	2	7				
LDAX D	Load Accumulator Indirect	$(A) \leftarrow ((D)(E))$	o	0	0	1	1	0	1	0	1	2	7]			
LHLD	Load H and L Direct	(L) ← ((byte 3)(byte 2))	0	0	1	0	1	0	1	0	3	5	16				
		(H) ← ((byte 3)(byte 2) + 1)										_					
LXI B	Load Immediate, Registers B and C	(B) ← (byte 3) (C) ← (byte 2)	0	0	0	0	0	0	0	1	3	3	10				
LXI D	Load Immediate, Registers D and E	(D) ← (byte 3)	0	0	0	1	0	0	0	1	3	3	10				
LXI H	Load Immediate, Registers H and L	(E) ← (byte 2) (H) ← (byte 3)	0	0	1	0	0	0	0	1	3	3	10				
LXI SP	Load Immediate, Stack Pointer	(L) ← (byte 2) (SPH) ← (byte 3)	0	0	1	1	0	0	0	1	3	3	10				
		(SPL) - (byte 2)										2	7			ags N	
MOV M,	The state of the s	((H) (L)) ← (r)	0	1	1	1 D	0 D	S 1	S 1	<i>S</i> 0	1 1	2	7	1	, , ,		, . ,
MOV r, f		$ (r) \leftarrow ((H)(L)) $ $ (r1) \leftarrow (r2) $	0	1	D D	D	D		S	S	1	1	5	}			
MOV r1,	_		0	0	1	1	0	1	1	0	2	3	10				
MVI M	Move to Memory Immediate	((H)(L)) ← (byte 2)			D	D		1	1	0	2	2	7				
MVI r	Move Immediate	(r) ← (byte 2)	0	0			D		1		3	5	16				
SHLD	Store H and L Direct	((byte 3) (byte 2)) ← (L) ((byte 3) (byte 2) + 1) ← (H)	0	0	1	0	0	0	ŀ	0	'	5	'0				
STA	Store Accumulator Direct	((byte 3) (byte 2) ← (A)	0	0	1	1	0	0	1	0	3	4	13	ì			
STAX B	Store Accumulator Indirect	((B)(C)) ← (A)	0	0	0	0	0	0	1	0	1	2	7				
STAX D	Store Accumulator Indirect	((D)(E)) ← (A)	0	0	0	1	0	0	1	0	1	2	7	1			
XCHG	Exchange H and L with D and E	(H) ↔ (D)	1	1	1	0	1	0	1	1	1	1	4	1			
,,,,,,,	Exendinge II and E With D and E	(L) ↔ (E)	1	_ '			L '	_ `			L	L .	L_	1			
ARITHME	IC GROUP																
ACI	Add Immediate with Carry	(A) ← (A) + (byte 2) + (CY)	1	1	0	0	1	1	1	0	2	2	7	‡	‡	‡	‡
ADC M	Add Memory with Carry	(A) ← (A) + ((H)(L)) + (CY)	1	0	0	0	1	1	1	0	1	2	7	\$	‡	1	1
ADC r	Add Register with Carry	$\{A\} \leftarrow \{A\} + \{r\} + \{CY\}$	1	0	0	0	1	S	S	S	1	1	4	‡	\$	‡	1
ADD M	Add Memory	(A) • (A) + ((H)(L))	1	0	0	0	0	1	1	0	1	2	7	1	‡	\$	\$
ADD r	Add Register	$(A) \leftarrow (A) + (r)$	1	0	0	0	0	S	S	S	1	1	4	1	\$	1	‡
ADI	Add Immediate	$(A) \leftarrow (A) + (byte 2)$	1	1	0	0	0	1	1	0	1	2	7	1	‡	\$	‡
DAA	Decimal Adjust Accumulator	8-bit number in Accumulator	0	0	1	0	0	1	1	1	1	1	4	1	\$	\$	1
		is converted to two 4-bit BCD digits										1					
DAD B	Add B and C to H and L	(H) (L) ← (H) (L) + (B) (C)	0	0	0	0	1	0	0	1	1	3	10				
DAD D	Add D and E to H and L	$(H)(L) \leftarrow (H)(L) + (D)(E)$	0	0	0	1	1	0	0	1	1	3	10			١.	
DAD H	Add H and L to H and L	(H)(L) ← (H)(L) + (H)(L)	0	0	1	0	1	0	0	1	1	3	10				
DAD SP	Add Stack Pointer to H and L	(H)(L) ← (H)(L) + (SP)	0	0	1	1	1	0	0	1	1	3	10				
DCR M	Decrement Memory	$((H)(L)) \leftarrow ((H)(L)) - 1$	0	0	1	1	0	1	0	1	1	3	10	\$	1	\$	\$
DCR r	Decrement Register	(r) ← (r) = 1	0	0	D	D	D	1	0	1	1	1	5	‡	1	1	‡
DCX B	Decrement Registers B and C	(B) (C) ← (B) (C) – 1	0	0	0	0	1	0	1	1	1	1	5		٠		
DCX D	Decrement Registers D and E	(D)(E) ← (D)(E) ~ 1	0	0	0	1	1	0	1	1	1	1	5		٠.	٠.	
DCX H	Decrement Registers H and L	$(H)\{L\} \leftarrow (H)\{L\} = 1$	0	0	1	0	1	0	1	1	1	1	5		١.	٠.	•
DCX SP	Decrement Stack Pointer	(SP) ← (SP) = 1	0	0	1	1	1	0	1	1	1	1	5		١.	٠.	-
INR M	Increment Memory	$((H)(L)) \leftarrow ((H)(L)) + 1$	0	0	1	1	0	1	0	0	1	3	10	1	\$	\$	\$
INR r	Increment Register	(r) +- (r) + 1	0	0	D	D	D	1	0	0	1	1	5	1	1	\$	\$
INX B	Increment Registers B and C	(B) (C) ← (B) (C) + 1	0	0	0	0	0	0	1	1	1	1	5		١.	٠.	
INX D	Increment Registers D and E	(D)(E) ← (D)(E) + 1	0	0	0	1	0	0	1	1	1	1	5	١.	٠.	١.	
INX H	Increment Registers H and L	(H)(L) ← (H)(L) + 1	0	0	1	0	0	0	1	1	1	1	5	:	:	:	
INX SP	Increment Stack Pointer	(SP) ← (SP) + 1	0	0	1	1	0	0	1	1	1	1	5	1 .	١.	l	
SBB M	Subtract Memory with Borrow	(A) ← (A) ~ ((H)(L)) ~ (CY)	1!	0	0	1	!	1	1	0	!	2	7	1	t t	1	‡
SBB r	Subtract Register with Borrow	$(A) \leftarrow (A) - (r) - (CY)$	1 1	0	0	1	1	S 1	S	S O	1 2	1 2	7	1	‡	1	\$
SBI	Subtract Immediate with Borrow	(A) + (A) - (byte 2) - (CY)	1 1	0	0	1	0	1	1	0	1	2 2	7	1 ‡	1	\$	1
SUB M	Subtract Memory	$(A) \leftarrow (A) - ((H)(L))$;	0	0	1	0	S		S		1	4	‡	‡	1	‡
SUB r SUI	Subtract Register Subtract Immediate	$(A) \leftarrow (A) = (r)$ $(A) \leftarrow (A) = (byte 2)$	'1	1	0	1	0	1		0	2	2	7	t	‡	1	‡
LOGICAL		101 (M) = (Dyte 2)		•		<u> </u>		<u> </u>			L		<u> </u>	<u> </u>	<u> </u>		Щ
ANA M	AND Memory	(A) ← (A) ∧ ((H) (L))	1	0	1	0	0	1	1	0	1	2	7	1	‡	‡a	ţ
ANA r	AND Register	$(A) \leftarrow (A) \land ((A) \land (E))$ $(A) \leftarrow (A) \land (r)$	1	0	1	0	ő	s		S	1 1	1	4	1	1	‡d	
ANA r ANI	AND Immediate	$(A) \leftarrow (A) \land (f)$ $(A) \leftarrow (A) \land (byte 2)$	1 1	1	1	0	0	1	1	0	2	2	7	†	1	‡d	
CMA	Complement Accumulator	$(A) \leftarrow (\overline{A}) \land (\overline{b}) \text{ to } 2$	0	0	1	0	1	1	1	1	1	1	4] .	1 .		.
CMC	Complement Carry	$(CY) \leftarrow (\overline{CY})$	0	0	1	1	1	1	1	1	i	1	4		١.		١.
CMP M	Complement Carry Compare Memory	$(A) \longrightarrow ((H)(L))$	1 1	0	1	1	1	1	1	o O	i	2	7	1	ţª	‡	‡
CMP r	Compare Register	(A) = (r)	l i	0	1	1	1	s	s	Š	1	1	4	1	¢b	ţ	‡
CPI	Compare Immediate	(A) — (byte 2)	11	1	1	1	1	1	1	0	2	2	7	1	‡ ^c	‡	1
ORA M	OR Memory	(A) ← (A) ∨ ((H) (L))	1	0	1	1	0	1	1	0	1	2	7	1	‡	0	1
ORA r	OR Register	(A) ← (A) ∨ (r)	1	0	1	1	0	S	S	S	1	1	4	1	‡	0	‡
ORI	OR Immediate	(A) ← (A) V (byte 2)	1	1	1	1	0	. 1	1	0	2	2	7	‡	\$	0	‡
RAL	Rotate Left through Carry	$(A_{n+1}) \leftarrow (A_n); (CY) \leftarrow (A_7)$	0	0	0	1	0	1	1	1	1	1	4	.	•	٠	
RAR	Rotate Right through Carry	$(A_0) \leftarrow (CY)$ $(A_n) \leftarrow (A_{n+1}); (CY) \leftarrow (A_0)$	0	0	0	1	1	1	1	1	1	1	4	١.		١.	
		$(A_7) \leftarrow (CY)$			0					1	1	1	4				
RLC	Rotate Left	$(A_{n+1}) \leftarrow (A_n); (A_0) \leftarrow (A_7)$ $(CY) \leftarrow (A_7)$	0	0		0	0							Ι΄			
RRC	Rotate Right	$(A_n) \leftarrow (A_{n-1}); (A_7) \leftarrow (A_0)$	0	0	0	0	1	1	1	1	1	1	4	•		•	١.
STC	Set Carry	$(CY) \leftarrow (A_0)$ $(CY) \leftarrow 1$	0	0	1	1	0	1	1	1	1	1	4	.			
	· ·		1	0	1	0	1	1	1	0	1	2	7	1	\$	0	1
	Evelucius OP Mamoro																1
XRA M XRA r	Exclusive OR Memory Exclusive OR Register	$(A) \leftarrow (A) \forall ((H)(L))$ $(A) \leftarrow (A) \forall (r)$	1	0	1	0	1	S	s	S	1 2	1 2	4 7	‡	‡ ‡	0	‡

Notes: a. Z = 1 if (A) = (H)(L); CY = 1 if (A) < (H)(L) b. Z = 1 if (A) = (r); CY = 1 if (A) < (r) c. Z = 1 if (A) = (byte 2); CY = 1 if (A) < (byte 2) d. As if an arithmetic operation were performed.

instruction set (cont'd.)

			L			Op	Code				No. of	No. of Machine	No. of States	Condition Flags			
Mnemonic	Description	Operation	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	Bytes	(M) Cycles	(T)	S Z AC P C			
BRANCH GR	ROUP					•	•				-			· · · · · · · · · · · · · · · · · · ·			
CALL	Call Unconditional	((SP) - 1) ← (PCH) ((SP) - 2) ← (PCL)	1	1	0	0	1	1	0	1	3	5	17				
		(SP) ← (SP) - 2															
СС	Call on Carry	(PC) ← (byte 3) (byte 2) If CY = 1,	١,	1	0	1	١,	1	0	0	3	3/5	11/17				
	,	((SP) - 1) ← (PCH) ((SP) - 2) ← (PCL)	'	•	Ü	•	'	'	U	U	3	3/5	11/17				
		(SP) ← (SP) - 2															
CM	Call on Minus	(PC) ← (byte 3) (byte 2) If S = 1,	1	1	1	1	1	1	0	0	3	3/5	11/17				
		((SP) - 1) ← (PCH) ((SP) - 2) ← (PCL)					'	·	ŭ	Ŭ		5,5	11,77				
		(SP) ← (SP) – 2															
CNC	Call on No Carry	(PC) ← (byte 3) (byte 2) If CY = 0,	1	1	0	1	0	1	0	0	3	3/5	11/17				
		((SP) - 1) ← (PCH) ((SP) - 2) ← (PCL)															
		(SP) ← (SP) - 2 (PC) ← (byte 3) (byte 2)					ĺ				•						
CNZ	Call on Not Zero	If Z = 0,	1	1	0	0.	0	1	0	0	3	3/5	11/17	(Flags Not Affected)			
		((SP) - 1) ← (PCH) ((SP) - 2) ← (PCL)												Affected)			
		(SP) ← (SP) - 2 (PC) ← (byte 3) (byte 2)															
CP	Call on Positive	If S = 0,	1	1	1	1	0	1	0	0	3	3/5	11/17				
		((SP) - 1) ← (PCH) ((SP) - 2) ← (PCL)															
i		(SP) ← (SP) - 2 (PC) ← (byte 3) (byte 2)															
CPE	Call on Parity Even	If P = 1,	1	1	1	0	1	1	0	0	3	3/5	11/17				
		((SP) - 1) ← (PCH) ((SP) - 2) ← (PCL)															
		(SP) ← (SP) - 2 (PC) ← (byte 3) (byte 2)	!														
СРО	Call on Parity Odd	If P = 0, ((SP) - 1) ← (PCH)	1	1	1	0	0	1	0	0	3	3/5	11/17				
		((SP) - 2) ← (PCL)					ĺ										
		(SP) ← (SP) – 2 (PC) ← (byte 3) (byte 2)	:														
CZ	Call on Zero	If Z = 1, ((SP) - 1) ← (PCH)	1	1	0	0	1	1	0	0	3	3/5	11/17				
		((SP) - 2) ← (PCL)															
		(SP) ← (SP) – 2 (PC) ← (byte 3) (byte 2)															
JC	Jump on Carry	If CY = 1, (PC) ← (byte 3) (byte 2)	1	1	0	1	1	0	1	0	3	3	10				
JM	Jump on Minus	If S = 1,	1	1	1	1	1	0	1	0	3	3	10				
JMP	Jump Unconditional	(PC) ← (byte 3) (byte 2) (PC) ← (byte 3) (byte 2)		1	0	0	0	0	1		3	3	10				
JNC	Jump on No Carry	If CY = 0, (PC) ← (byte 3) (byte 2)	1	1	0	1	0	0	1	0	3	3	10				
JNZ	Jump on Not Zero	If Z = 0,	1	1	0	0	0	0	1	0	3	3	10				
JP	Jump on Positive	(PC) ← (byte 3) (byte 2) If S = 0,	1	1	1	1	0	0	1	0	3	3	10				
JPE	Jump on Parity Even	(PC) ← (byte 3) (byte 2)	1	1	1	0	1	0	1	0	3	3	10				
	, i	If P = 1, (PC) ← (byte 3) (byte 2)															
JPO	Jump on Parity Odd	If P = 0, (PC) ← (byte 3) (byte 2)				0	0	0	1	0	3	3	10				
JZ	Jump on Zero	If Z = 1, (PC) ← (byte 3) (byte 2)	1	1	0	0	1	0	1	0	3	3	10				
PCHL	H and L to Program Counter	(PCH) ← (H)	1	1	1	0	1	0	0	1	1	ī	5				
RC	Return on Carry	(PCL) ← (L) If CY = 1,	1	1	0	1	1	0	0	0	1	1/3	5/11				
	,	(PCL) ← ((SP)) (PCH) ← ((SP) + 1)	1														
DET.	D-1	(SP) ← (SP) + 2	,	1	C.	٦	,	0	0	1		_					
RET	Return	(PCL) ← ((SP)); (PCH) ← ((SP) + 1);	1	1	U	١	ı	U	0	'	1	3	10				
RM	Return on Minus	(SP) ← (SP) + 2; If S = 1,	1	1	1	,	1	0	0	_	1	1/3	5/11				
	tarri on minus	(PCL) ← ((SP))	'	1	'	'	1	U	U	U	'	1/3	9/11				
		(PCH) ← ((SP) + 1) (SP) ← (SP) + 2										ľ					
RNC	Return on No Carry	If CY = 0, (PCL) ← ((SP))	1	1	0	1	0	0	0	0	1	1/3	5/11				
		(PCH) ← ((SP) + 1) (SP) ← (SP) + 2															
RNZ	Return on Not Zero	If Z = 0,	1	1	0	0	0	0	0	0	1	1/3	5/11				
		(PCL) ← ((SP)) (PCH) ← ((SP) + 1)										İ					
RP	Return on Positive	(SP) ← (SP) + 2 If S = 0,	1	1	1	,	0	n	0	,	1	1/3	5/11				
	METONI ON E OSITIVE	(PCL) ← ((\$P))	'	1	•	'	U	U	Ų	v	'	1/3	5/11				
		(PCH) ← ((SP) + 1) (SP) ← (SP) + 2											ļ				
RPE	Return on Parity Even	If P = 1, (PCL) ← ((SP))	1	1	1	0	1	0	0	0	1	1/3	5/11				
		(PCH) ← ((SP) + 1)															
RPO	Return on Parity Odd	(SP) ← (SP) + 2 If P = 0,	1	1	1	0	0	0	0	0	1	1/3	5/11				
	· · · · · ·	(PCL) ← ((SP)) (PCH) ← ((SP) + 1)															
I		(SP) ← (SP) + 2	1									1					

Mnemo	onic	Description	Operation		Op Code D7 D6 D5 D4 D3 D2 D1 D0							No. of Bytes	No. of Machine (M)	No. of States (T)			ition	`	_
				D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀		Cycles		S	Z	AC	Р	ŢC
BRAN	CH GRO	UP (continued)		1			. <u>-</u>	Γ							T	_			_
RST		Restart Return on Zero	$((SP) - 1) \leftarrow (PCH)$ $((SP) - 2) \leftarrow (PCL)$ $(SP) \leftarrow (SP) - 2$ $(PC) \leftarrow 8 * (NNN)$ If $Z = 1$, $(PCL) \leftarrow ((SP))$ $(PCH) \leftarrow ((SP) + 1)$ $(SP) \leftarrow (SP) + 2$		1	0	0	1	0	0	0	1	1/3	5/11					
STACK	C 1/O A	ND MACHINE CONTROL GROUP																	
DI	ν, πο, τ		The leaves of the second	1			-	I .							Т	١.			Т
		Disable Interrupts	The Interrupt system is dis- abled following the execution of the DI instruction.	1	1	1	1	0	0	1	1	1	1	4				ľ	
EI		Enable Interrupts	The interrupt system is en- abled following the execution of next instruction.	1	1	1	1	1	0	1	1	1	1	4		•			
HLT		Halt	Processor is stopped; registers and flags are unaffected.	0	1	1	1	0	1	1	0	1	1	7	-	٠			
IN		Input	(A) ← (data)	1	1	0	1	1	0		1	2	3	10			١.	•	
NOP		No Operation	No operation is performed; registers and flags are un- affected.	0	0	0	0	0	0	0	0	1	1	4	•				
OUT		Output	(data) ← (A)	1	1	0	1	0	0	1	1	2	3	10				•	
POP	В	Pop Registers B and C off Stack	(C) ← ((SP)) (B) ← ((SP) + 1) (SP) ← (SP) + 2	1	1	0	0	0	0	0	1	1	3	10		•	•		
POP	D	Pop Registers D and E off Stack	(E) ← ((SP)) (D) ← ((SP) + 1) (SP) ← (SP) + 2	1	1	0	1	0	0	0	1	1	3	10		•	•		
POP	н	Pop Registers H and L off Stack	(L) ← ((SP)) (H) ← ((SP) + 1) (SP) ← (SP) + 2	1	1	1	0	0	0	0	1	1	3	10				·	
POP	PSW	Pop Accumulator and Flags off Stack	$(CY) \leftarrow ((SP))_0$ $(P) \leftarrow ((SP))_2$ $(AC) \leftarrow ((SP))_4$ $(2) \leftarrow ((SP))_6$ $(S) \leftarrow ((SP))_7$ $(A) \leftarrow ((SP) + 1)$ $(SP) \leftarrow (SP) + 2$	1	1	1	1	0	0	0	1	1	3	10	‡	‡	\$	‡	
PUSH	В	Push Registers B and C on Stack	$((SP) - 1) \leftarrow (B)$ $((SP) - 2) \leftarrow (C)$ $(SP) \leftarrow (SP) - 2$	1	1	0	0	0	1	0	1	1	3	11				-	
PUSH	D	Push Registers D and E on Stack	((SP) - 1) ← (D) ((SP) - 2) ← (E) (SP) ← (SP) - 2	1	1	0	1	0	1	0	1	1	3	11	-				
PUSH	н	Push Registers H and L on Stack	$((SP) - 1) \leftarrow (H)$ $((SP) - 2) \leftarrow (L)$ $(SP) \leftarrow (SP) - 2$	1	1	1	0	0	1	0	1	1	3	11				•	
PUSH	PSW	Push Accumulator and Flags on Stack	$\begin{array}{ll} ((SP) - 1) \leftarrow (A) \\ ((SP) - 2)_0 \leftarrow (CY) \\ ((SP) - 2)_1 \leftarrow 1 \\ ((SP) - 2)_2 \leftarrow (P) \\ ((SP) - 2)_3 \leftarrow 0 \\ ((SP) - 2)_4 \leftarrow (AC) \\ ((SP) - 2)_5 \leftarrow 0 \\ ((SP) - 2)_6 \leftarrow (Z) \\ ((SP) - 2)_7 \leftarrow (S) \\ (SP) - 2)_7 \leftarrow (S) \\ (SP) - (SP) - 2 \end{array}$	1	1	1	1	0	1	0	1	1	3	11		•	-		
SPHL		Move H and L to Stack Pointer	$(SP) \leftarrow (SP) = 2$ $(SP) \leftarrow (H)(L)$	1	1	1	1	1	0	0	1	1	1	5				١.	١.
		I GIO E LO GLOCK I OIIILEI	() (11) (b)																

condition flags and standard rules

There are five condition flags associated with the execution of instructions on the INS8080A. They are Zero, Sign, Parity, Carry, and Auxiliary Carry, and each flag is represented by a 1-bit register in the CPU. A flag is "set" by forcing the bit to 1, "reset" by forcing the bit to 0. The bit positions of the flags are indicated in the PUSH and POP PSW instructions.

Unless indicated otherwise, when an instruction affects a flag, it affects it in the following manner:

ZERO (Z): If the result of an instruction has the

value 0, this flag is set; otherwise, it is

reset.

If the most significant bit of the result of SIGN (S):

the operation has the value 1, this flag is

set: otherwise, it is reset.

PARITY (P): If the modulo 2 sum of the bits of the

result of the operation is 0 (that is, if the result has even parity), this flag is set; otherwise, it is reset (that is, if the result has odd parity).

CARRY (CY): If the instruction resulted in a carry (from addition) or a borrow (from subtraction or a comparison) out of the high-order bit, this flag is set; otherwise, it is reset.


AUXILIARY

CARRY (AC): If the instruction caused a carry out of bit 3 and into bit 4 of the resulting value, the auxiliary carry is set; otherwise, it is reset. This flag is affected by singleprecision additions, subtractions, increments, decrements, comparisons, and logical operations; however, AC is used principally with additions and increments preceding a DAA (Decimal Adjust Accumulator) Instruction.

symbols and abbreviations

The follo	wing symbols and abb	previations are used in the INS8080A instructions:	Symbols	Meaning
		INSOUBLA Instructions:	PC	16-bit program counter register (PCH and PCL are used to refer to the high-order and low-order 8 bits respectively.)
Symbols	Meaning		SP	16-bit stack pointer register (SPH and SPL are
Α	Register A (Accumula	tor)		used to refer to the high-order and low-order
В	Register B		<i>1</i> \	8 bits respectively.)
С	Register C	·	. ()	The contents of the memory location or registers enclosed in the parentheses
D	Register D		←	"Is replaced by"
Н	Register H		٨	Logical AND
Ļ	Register L		V	Exclusive OR
DDD, SSS	The bit pattern design	nating one of the registers	V	=
		DDD = destination, SSS =	-	Inclusive OR
	source):	,	+	Addition
	DDD or SSS	Register Name	-	Twos complement subtraction
	111	Α	*	Multiplication
	000	В	\leftrightarrow	"Exchange"
	001	С		The ones complement (for example, (\overline{A}))
	010	D	n	The restart number 0 through 7
	011	E	NNN	The binary representation 000 through 111 for
	100	Н		restart number 0 through 7 respectively
	101	L	•	"Not affected"
byte 2	The second byte of th	e instruction	0	"Reset"
byte 3	The third byte of the	instruction	1	"Set"
port	8-bit address of an I/O	device	x	Unknown
r, r1, r2	One of the registers A	, B, C, D, E, H, L	\$	Flags affected according to Standard Rules, except as noted.

physical dimensions



National Semiconductor Corporation
2900 Semiconductor Drive, Santa Clara, California 95051, (408) 737-5000/TWX (910) 339-9240
National Semiconductor GmbH
808 Fuerstenfeldbruck, Industriestrasse 10, West Germany, Tele. (08141) 1371/Telex 05-27649

National Semiconductor (UK) Ltd. Larkfield Industrial Estate, Greenock, Scotland, Tele. (0475) 33251/Telex 778-632

