

INS8224 Clock Generator and Driver

General Description


The INS8224 is a clock generator/driver contained in a standard, 16-pin dual-in-line package. The chip, which is fabricated using Schottky Bipolar technology, generates clocks and timing for National Semiconductor's INS8080 microcomputer family.

Included in the INS8224 is an oscillator circuit that is controlled by an external crystal, which is selected by the designer to meet a variety of system speed requirements. Also included in the chip are circuits that provide: a status strobe for the INS8228 or INS8238 system controllers, power-on reset for the INS8080A microprocessor, and synchronization of the READY input to the INS8080A.

Features

- Crystal-Controlled Oscillator for Stable System Operation
- Single Chip Clock Generator and Driver for INS8080A Microprocessor
- Provides Status Strobe for INS8228 or INS8238 System Controllers
- Provides Power-On Reset for INS8080A Microprocessor
- Synchronizes READY Input to INS8080A Microprocessor
- Provides Oscillator Output for Synchronization of External Circuits
- Reduces System Component Count

INS8080 Family CPU Group to MICROBUS™* Configuration



^{*}Trademark, National Semiconductor Corp.

Absolute Maximum Ratings (NOTE 2)	Operating Conditions
Supply Voltage, V _{CC}	Min. Max. Units Supply Voltage
Input Voltage	VCC 4.75 5.25 V VDD 11.4 12.6 V Temperature 0 70 °C

DC Electrical Characteristics

 $T_A = 0^{\circ} C \text{ to } +70^{\circ} C$; $V_{CC} = +5.0 \text{ V} \pm 5\%$; $V_{DD} = +12 \text{ V} \pm 5\%$.

Symbol	Parameter	Limits				T 0	
		Min.	Тур.	Max.	Units	Test Conditions	
l _F	Input Current Loading			-0.25	mA	V _F = 0.45 V	
I _R	Input Leakage Current			10	μΑ	V _R = 5.25 V	
V _C	Input Forward Clamp Voltage			-1.0	V	I _C = -5 mA	
V _{IL}	Input "Low" Voltage			0.8	V	V _{CC} = 5.0 V	
V _{IH}	Input "High" Voltage	2.6 2.0			V V	RESIN Input All Other Inputs	
VIH-VIL	RESIN Input Hysteresis	0.25			٧	V _{CC} = 5.0 V	
V _{OL}	0		1.4	0.45	· v	(ϕ_1, ϕ_2) , Ready, Reset, STSTB $I_{OL} = 2.5 \text{ mA}$	
	Output "Low" Voltage			0.45	v	All Other Outputs I _{OL} = 15 mA	
V _{ОН}	Output "High" Voltage \$\phi_1, \$\phi_2\$ READY, RESET All Other Outputs	9.4 3.6 ~ 2.4	٠.	l House	V V	I _{OH} = -100 μA I _{OH} = -100 μA I _{OH} = -1 mA	
I _{sc} ^[1]	Output Short Circuit Current (All Low Voltage Outputs Only)	-10		-60	- mA	V _O = 0 V V _{CC} = 5.0 V	
Icc	Power Supply Current			115	mA !		
I _{DD}	Power Supply Current			12	mA	,	

Notes

- 1. Caution $-\phi_1$ and ϕ_2 output drivers do not have short circuit protection.
- 2. "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Crystal Requirements*

Tolerance 0.005% at 0°C to +70°C
Resonance
Load Capacitance
Equivalent Resistance
Power Dissipation (min) 4 mW

^{*}It is good design practice to ground the case of the crystal


^{*}With tank circuit use 3rd overtone mode.

AC Electrical Characteristics

 $T_A = 0^{\circ} C \text{ to } +70^{\circ} C; V_{CC} = +5.0 \text{ V} \pm 5\%; V_{DD} = +12 \text{ V} \pm 5\%.$


Symbol	Parameter		Limits	l Imian	Took Condition	
		Min.	Тур.	Max.	Units	Test Conditions
t _{ø1}	ϕ_1 Pulse Width	$\frac{2t_{CY}}{9} - 20 \text{ns}$				C _L = 20 pF to 50 pF
$t_{\phi 2}$	ϕ_2 Pulse Width	$\frac{5t_{CY}}{9} - 35 \text{ns}$			-	
t _{D1}	ϕ_1 to ϕ_2 Delay	0			ns	
t _{D2}	ϕ_2 to ϕ_1 Delay	$\frac{2t_{CY}}{9} - 14 \text{ ns}$				
t _{D3}	ϕ_1 to ϕ_2 Delay	2t _{CY} 9		$\frac{2t_{CY}}{9} + 20 \text{ns}$		
t _R	ϕ_1 and ϕ_2 Rise Time			20	1	
t _F	ϕ_1 and ϕ_2 Fall Time			20	1	
t _{Dφ2}	ϕ_2 to ϕ_2 (TTL) Delay	-5		+15	ns	$φ_2$ TTL, $C_L = 30 \text{ pF}$ $R_1 = 300 \Omega$ $R_2 = 600 \Omega$
t _{DSS}	ϕ_2 to $\overline{\text{STSTB}}$ Delay	$\frac{6t_{CY}}{9} - 30 \text{ns}$		6t _{CY} 9		
`t _{PW}	STSTB Pulse Width	t _{CY} - 15 ns	·			\overline{STSTB} , $C_L = 15 pF$ $R_1 = 2 k\Omega$ $R_2 = 4 k\Omega$
t _{DRS}	RDYIN Setup Time to Status Strobe	50 ns - $\frac{4 t_{CY}}{9}$				
t _{DRH}	RDYIN Hold Time After STSTB	4 t _{CY} 9				
t _{DR} .	READY or RESET to ϕ_2 Delay	$\frac{4t_{CY}}{9} - 25 \text{ns}$				Ready & Reset $C_L = 10 \text{ pF}$ $R_1 = 2 \text{ k}\Omega$ $R_2 = 4 \text{ k}\Omega$
^t CLK	CLK Period		tcy 9			
f _{MAX}	Maximum Oscillating Frequency	27			MHz	
C _{IN}	Input Capacitance			8	рF	$V_{CC} = +5.0 \text{ V}$ $V_{DD} = +12 \text{ V}$ $V_{BIAS} = 2.5 \text{ V}$ $f = 1 \text{ MHz}$

Test Circuit



D.1

Waveforms



VOLTAGE MEASUREMENT POINTS: ϕ_1 , ϕ_2 Logic "0" = 1.0 V, Logic "1" = 8.0 V. All other signals measured at 1.5 V.

AC Electrical Characteristics (For t_{CY} = 488.28 ns)

 $T_A = 0^{\circ} C \text{ to } +70^{\circ} C$; $V_{CC} = +5.0 \text{ V} \pm 5\%$; $V_{DD} = +12 \text{ V} \pm 5\%$.

Symbol	Parameter		Limits	·	Units	Test Conditions
		Min.	Тур.	Max.		
$t_{\phi 1}$	ϕ_1 Pulse Width	. 89			ns	7 t _{CY} = 488.28 ns
t _{φ2}	ϕ_2 Pulse Width	236			ns	
t _{D1}	Delay ϕ_1 to ϕ_2	0			ns	1 -
t _{D2}	Delay ϕ_2 to ϕ_1	95		-	ns	$\phi_1 \& \phi_2$ Loaded to
t _{D3}	Delay ϕ_1 to ϕ_2 Leading Edges	109		129	ns	$C_L = 20$ to 50 pF
t _r	Output Rise Time			20	ns	
t _f .	Output Fall Time			20	ns	[]
t _{DSS}	φ ₂ to STSTB Delay	296		326	ns	
t _{Dø2}	ϕ_2 to ϕ_2 (TTL) Delay	-5		+15	ns	
t _{PW}	Status Strobe Pulse Width	40			ns	,
t _{DRS}	RDYIN Setup Time to STSTB	-167	¥		ns	Ready & Reset Loaded to 2 mA/10 pF
t _{DRH}	RDYIN Hold Time after STSTB	217			ns	All measurements
tDR	READY or RESET to ϕ_2 Delay	192	1.		ns	referenced to 1.5 V
fMAX	Oscillator Frequency	."		18.432	MHz	unless specified otherwise.

INS8224 Functional Pin Definitions

The following describes the function of all of the INS8224 input/output pins. Some of these descriptions reference internal circuits.

INPUT SIGNALS

Crystal Connections (XTAL 1 and XTAL 2): Two inputs that connect an external crystal to the oscillator circuit of the INS8224. Normally, a fundamental mode crystal is used to determine the basic operating frequency of the oscillator. However, overtone mode crystals may also be used. The crystal frequency is nine times the desired microprocessor speed (that is, crystal frequency equals $1/t_{\rm CY} \times 9$). When the crystal frequency is above $10\,{\rm MHz}$, a selected capacitor (3 to $10\,{\rm picofarads}$) may have to be connected in series with the crystal to produce the exact desired frequency. Figure A.

Tank: Allows the use of overtone mode crystals with the oscillator circuit. When an overtone mode crystal is used, the tank input connects to a parallel LC network that is ac coupled to ground. The formula for determining the resonant frequency of this LC network is as follows:

$$F = \frac{1}{2\pi\sqrt{1C}}$$

Synchronizing (SYNC) Signal: When high, indicates the beginning of a new machine cycle. The INS8080A microprocessor outputs a status word (which describes the current machine cycle) onto its data bus during the first state (SYNC interval) of each machine cycle.

Reset In (RESIN): Provides an automatic system reset and start-up upon application of power as follows. The RESIN input, which is obtained from the junction of an external RC network that is connected between V_{CC} and ground, is routed to an internal Schmitt Trigger circuit. This circuit converts the slow transition of the power supply rise into a sharp, clean edge when its input reaches a predetermined value. When this occurs, an internal D-type flip-flop is synchronously reset, thereby providing the RESET output signal discussed below.

For manual system reset, a momentary contact switch that provides a low (ground) when closed is also connected to the RESIN input.

Ready In (RDYIN): An asynchronous READY signal that is re-clocked by a D-type flip-flop of the INS8224 to provide the synchronous READY output discussed below.

+5 Volts: V_{CC} supply. +12 Volts: V_{DD} supply. Ground: 0 volt reference.

OUTPUT SIGNALS

Oscillator (OSC): A buffered oscillator signal that can be used for external timing purposes.

 ϕ_1 and ϕ_2 Clocks: Two non-TTL compatible clock phases that provide nonoverlapping timing references for internal storage elements and logic circuits of the INS8080A microprocessor. The two clock phases are produced by an internal clock generator that consists of a divide-by-nine counter and the associated decode gating logic. Figure B.


 ϕ_2 (TTL) Clock: A TTL ϕ_2 clock phase that can be used for external timing purposes.

Status Strobe (\$\overline{STSTB}\$): Activated (low) at the start of each new machine cycle. The \$\overline{STSTB}\$ signal is generated by gating a high-level SYNC input with the ϕ_{1A} timing signal from the internal clock generator of the INS8224. The \$\overline{STSTB}\$ signal is used to clock status information into the status latch of the INS8228 system controller and bus driver.


Reset: When the RESET signal is activated, the content of the program counter of the INS8080A is cleared. After RESET, the program will start at location 0 in memory.

Ready: The READY signal indicates to the INS8080A that valid memory or input data is available. This signal is used to synchronize the INS8080A with slower memory or input/output devices.

Logic Diagram and Pin Configuration



D.1





National Semiconductor Corporation 2900 Semiconductor Drive Santa Clara, California 95051 Tel: (408) 737-5000 TWX. (910) 339-9240

National Semiconductor GmbH 8000 Munchen 21 . 61/2 Eisenheimerstrasse West Germany Tel: 089/9 15027

Telex: 05-22772

NS International Inc., Japan Miyake Building 1—9 Yotsuya, Shinjuku-ku 160 Tokyo, Japan Tel: (03) 355-3711 TWX. 232-2015 NSCJ-J NS Electronics (Hong Kong) Ltd. 8th Floor. Cheung Kong Electronic Bldg. 4 Hing Yip Street Kwun Tong Kowloon, Hong Kong Tel: 3-41/241-8 Telex: 73866 NSEHK HX Cable: NATSEMI NS Electronics Do Brasil Avda Brigadeiro Faria Lima 844 11 Andar Conjunto 1104 Jardim Paulistano Sao Paulo, Brasil Telex: 1121008 CABINE SAO PAULO NS Electronics Pty. Ltd. Cnr. Stud Rd. & Mtn. Highway Bayswater, Victoria 3153 Australia Tel: 03-729-6333 Telex: 32096