



#### **Features**

- Wide VCC range (5V to 20V)
- CMOS Schmitt-triggered inputs
- Under voltage lockout
- 3.3V logic compatible
- Enable input
- Output in phase with inputs
- Leadfree, RoHS compliant

### **Typical Applications**

- General purpose gate driver
- Industrial applications
- Switched-mode power supplies

# SOT-23 Gate Driver IC


### **Product Summary**

Topology	General Driver
IO+/- (typical)	1.5A

**Package Options** 



## **Typical Connection Diagram**



## **Ordering Information**

Door Dort Namehon	Daalaa Taraa	Standard Pack		Onderskie Best Noveker
Base Part Number			Quantity	Orderable Part Number
IR44272LPBF	SOT23-5	Tape and Reel	3000	IR44272LTRPBF



Table of Contents	Page
Typical Connection Diagram	1
Ordering Information	1
Description	3
Qualification Information	4
Absolute Maximum Ratings	5
Recommended Operating Conditions	5
Static Electrical Characteristics	6
Dynamic Electrical Characteristics	6
Functional Block Diagrams	7
Input/Output Pin Equivalent Circuit Diagram	8
Lead Definitions	9
Lead Assignments	9
Timing Diagrams	10
Package Details: SOT23-5	11
Package Details: SOT23-5, Tape and Reel	12
Part Marking Information	14



### **Description**

The IR44272L is a low-voltage, wide VCC range, power MOSFET and IGBT non-inverting gate driver. Proprietary latch immune CMOS technologies enable ruggedized monolithic construction. The logic input is compatible with standard CMOS or LSTTL output. The output driver features a current buffer stage. The design also includes an enable input with internal pull up.



## Qualification Information<sup>†</sup>

		Industrial <sup>††</sup>				
Qualification Level		Comments: This family of ICs has passed JEDEC's				
		Industrial qualification. IR's Consumer qualification level is				
		granted by extension of the higher Industrial level.				
Majatura Sanaitivi	ty Lovel	MSL1 <sup>†††</sup> 260°C				
Moisture Sensitivi	ty Level	(per IPC/JEDEC J-STD-020)				
	Machina Madal	Class B				
ESD	Machine Model	(per JEDEC standard JESD22-A115)				
E3D	Human Bady Madal	Class 2				
	Human Body Model	(per EIA/JEDEC standard EIA/JESD22-A114)				
IC Latch-Up Test		Class 1 Level A				
		(per JESD78)				
RoHS Compliant		Yes				

- † Qualification standards can be found at International Rectifier's web site <a href="http://www.irf.com/">http://www.irf.com/</a>
- †† Higher qualification ratings may be available should the user have such requirements. Please contact your International Rectifier sales representative for further information.
- ††† Higher MSL ratings may be available for the specific package types listed here. Please contact your International Rectifier sales representative for further information.



### **Absolute Maximum Ratings**

Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. The device may not function or not be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. All voltage parameters are absolute voltages referenced to COM. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions.

Symbol	Definition	Min	Max	Units	
V <sub>CC</sub>	Fixed supply voltage	-0.3	20		
Vo	Output voltage	-0.3	V <sub>CC</sub> + 0.3 V		
$V_{IN}$	Logic input voltage	-0.3	V <sub>CC</sub> + 0.3		
Rth <sub>JA</sub>	Thermal resistance, junction to ambient	_	151	°C/W	
TJ	Junction temperature	_	150		
Ts	Storage temperature	-55	150	°C	
T <sub>L</sub>	Lead temperature (soldering, 10 seconds)	_	300		

### **Recommended Operating Conditions**

For proper operation, the device should be used within the recommended conditions. All voltage parameters are absolute voltages referenced to COM unless otherwise stated in the table.

Symbol	Definition	Min	Max	Units
V <sub>cc</sub>	Fixed supply voltage	5.0	18	
Vo	Output voltage	0	V <sub>CC</sub>	V
V <sub>IN</sub>	Logic input voltage (IN and EN)	0	V <sub>CC</sub>	
T <sub>A</sub>	Ambient temperature	-40	125	°C



### **Static Electrical Characteristics**

 $V_{CC}$  = 15V,  $T_A$  = 25°C unless otherwise specified. The  $V_{IN}$  and  $I_{IN}$  parameters are referenced to COM and are applicable to input leads: IN. The  $V_O$  and  $I_O$  parameters are referenced to COM and are applicable to the output leads: OUT.

Symbol	Definition	Min	Тур	Max	Units	Test Conditions
V <sub>CCUV+</sub>	Vcc supply UVLO positive going threshold		_	5.0		
V <sub>CCUV</sub> -	Vcc supply UVLO negative going threshold	4.15	_	_		
V <sub>CC UVH</sub>	Vcc supply UVLO hysteresis		0.3	_		
$V_{CLAMP}$	Vcc Zener clamp voltage		21.4	_		I <sub>CC</sub> =5mA
V <sub>IL</sub>	Logic "0" input voltage (OUT = LO)		_	0.6	V	
V <sub>IH</sub>	Logic "1" input voltage (OUT = HI)	2.7	_	_	V	
V <sub>EN+</sub>	EN input rising threshold		2.5	_		
V <sub>EN-</sub>	EN input falling threshold	_	0.8	_		
V <sub>OH</sub>	High level output voltage, V <sub>BIAS</sub> -V <sub>O</sub>		_	2.0		$I_0 = 0.1 \text{mA}$
V <sub>OL</sub>	Low level output voltage, V <sub>O</sub>		_	0.12		I <sub>O</sub> = 20mA
I <sub>IN+</sub>	Logic "1" input bias current		5	15		$V_{IN} = 5V$
I <sub>IN-</sub>	Logic "0" input bias current	-30	-10	_	μΑ	$V_{IN} = 0V$
I <sub>QCC</sub>	Quiescent V <sub>CC</sub> supply current		_	400		V <sub>IN</sub> = 0V or 5V
I <sub>O+</sub>	Output high short circuit pulsed current		1.7	_		$V_O = 0V$ , $V_{IN} = 5V$
I <sub>O-</sub>	Output low short circuit pulsed current		1.5	_	Α	V <sub>O</sub> = 15V, V <sub>IN</sub> = 0V

## **Dynamic Electrical Characteristics**


 $V_{CC}$  = 15V,  $T_A$  = 25°C, and  $C_L$  = 1000pF unless otherwise specified.

Symbol	Definition	Min	Тур	Max	Units	Test Conditions
t <sub>on</sub>	Turn-on propagation delay	_	50	_		
t <sub>off</sub>	Turn-off propagation delay	_	50	_		Figure 0
t <sub>r</sub>	Turn-on rise time	_	10	_	ns	Figure 2
t <sub>f</sub>	Turn-off fall time	_	10	_		

© 2015 International Rectifier June 30, 2015




**Functional Block Diagram** 





# Input/Output Pin Equivalent Circuit Diagrams






### **Lead Definitions**

PIN	Symbol	Description
1	IN	Logic input for gate driver output (OUT), in phase
2	СОМ	Ground
3	EN	Enable input
4	OUT	Gate drive output
5	vcc	Supply Voltage

## **Lead Assignments**



© 2015 International Rectifier June 30, 2015



## **Timing Diagrams**






Figure 1: Input/output Timing Diagram




**Figure 2: Switching Time Waveform Definitions** 



# Package Details, SOT23-5







SYMBOL	MIN	MAX			
Α	0.90	1.45			
A1	0.00	0.15			
A2	0.90	1.30			
В	0.25	0.50			
С	0.09	0.20			
D	2.80	3.00			
Е	2.60	3.00			
E1	1.50	1.75			
е	0.95	REF			
e1	1.90 REF				
L	0.35	0.55			
α	08	108			

NOTE: ALL MEASUREMENTS ARE IN MILLIMETERS.




### Package details: SOT23-5, Tape and Reel








## Package details: SOT23-5, Tape and Reel









## **Part Marking Information**

#### **Top Marking**



### **Bottom Marking**



The information provided in this document is believed to be accurate and reliable. However, International Rectifier assumes no responsibility for the consequences of the use of this information. International Rectifier assumes no responsibility for any infringement of patents or of other rights of third parties which may result from the use of this information. No license is granted by implication or otherwise under any patent or patent rights of International Rectifier. The specifications mentioned in this document are subject to change without notice. This document supersedes and replaces all information previously supplied.

For technical support, please contact IR's Technical Assistance Center <a href="http://www.irf.com/technical-info/">http://www.irf.com/technical-info/</a>

#### **WORLD HEADQUARTERS:**

101N Sepulveda Blvd., El Segundo, California 90245 Tel: (310) 252-7105