


HEXFET® Power MOSFET

- Dynamic dv/dt Rating
- Repetitive Avalanche Rated
- Current Sense
- Fast Switching
- Ease of Paralleling
- Simple Drive Requirements



$$V_{DSS} = 200V$$


$$R_{DS(on)} = 0.40\Omega$$

$$I_D = 9.0A$$

Description

Third Generation HEXFETs from International Rectifier provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The HEXSense device provides an accurate fraction of the drain current through the additional two leads to be used for control or protection of the device. These devices exhibit similar electrical and thermal characteristics as their IRF-series equivalent part numbers. The provision of a kelvin source connection effectively eliminates problems of common source inductance when the HEXSense is used as a fast, high-current switch in non current-sensing applications.



DATA SHEETS

Absolute Maximum Ratings


	Parameter	Max.	Units
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10 V$	9.0	A
$I_D @ T_C = 100^\circ C$	Continuous Drain Current, $V_{GS} @ 10 V$	5.7	
I_{DM}	Pulsed Drain Current ①	36	
$P_D @ T_C = 25^\circ C$	Power Dissipation	74	W
	Linear Derating Factor	0.59	W/°C
V_{GS}	Gate-to-Source Voltage	± 20	V
E_{AS}	Single Pulse Avalanche Energy ②	150	mJ
I_{AR}	Avalanche Current ①	9.0	A
E_{AR}	Repetitive Avalanche Energy ①	7.4	mJ
dv/dt	Peak Diode Recovery dv/dt ③	5.0	V/ns
T_J	Operating Junction and	-55 to +150	°C
T_{STG}	Storage Temperature Range		
	Soldering Temperature, for 10 seconds		
	Mounting Torque, 6-32 or M3 screw	10 lbf·in (1.1 N·m)	

Thermal Resistance

	Parameter	Min.	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	—	—	1.7	°C/W
$R_{\theta CS}$	Case-to-Sink, Flat, Greased Surface	—	0.50	—	
$R_{\theta JA}$	Junction-to-Ambient	—	—	62	

Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Test Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	200	—	—	V	$V_{GS}=0V, I_D=250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	0.24	—	$V/^\circ\text{C}$	Reference to $25^\circ\text{C}, I_D=1\text{mA}$
$R_{DS(on)}$	Static Drain-to-Source On-Resistance	—	—	0.40	Ω	$V_{GS}=10V, I_D=5.4A$ ④
$V_{GS(th)}$	Gate Threshold Voltage	2.0	—	4.0	V	$V_{DS}=V_{GS}, I_D=250\mu A$
g_{fs}	Forward Transconductance	2.6	—	—	S	$V_{DS}=50V, I_D=5.4A$ ④
I_{DSS}	Drain-to-Source Leakage Current	—	—	25	μA	$V_{DS}=200V, V_{GS}=0V$
		—	—	250		$V_{DS}=160V, V_{GS}=0V, T_J=125^\circ\text{C}$
I_{GSS}	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{GS}=20V$
	Gate-to-Source Reverse Leakage	—	—	-100		$V_{GS}=-20V$
Q_g	Total Gate Charge	—	—	43	nC	$I_D=5.9A$
Q_{GS}	Gate-to-Source Charge	—	—	7.0		$V_{DS}=160V$
Q_{gd}	Gate-to-Drain ("Miller") Charge	—	—	23		$V_{GS}=10V$ See Fig. 6 and 13 ④
$t_{d(on)}$	Turn-On Delay Time	—	9.4	—	ns	$V_{DD}=100V$
t_r	Rise Time	—	28	—		$I_D=5.9A$
$t_{d(off)}$	Turn-Off Delay Time	—	39	—		$R_G=12\Omega$
t_f	Fall Time	—	20	—		$R_D=16\Omega$ - See Figure 10 ④
L_D	Internal Drain Inductance	—	4.5	—	nH	Between lead, 6 mm (0.25in.) from package and center of die contact
L_S	Internal Source Inductance	—	7.5	—		
C_{iss}	Input Capacitance	—	800	—	pF	$V_{GS}=0V$
C_{oss}	Output Capacitance	—	240	—		$V_{DS}=25V$
C_{rss}	Reverse Transfer Capacitance	—	76	—		$f=1.0\text{MHz}$ See Figure 5
r	Current Sensing Ratio	1410	—	1570		$I_D=9.0A, V_{GS}=10V$
C_{oss}	Output Capacitance of Sensing Cells	—	9.0	—	pF	$V_{GS}=0V, V_{DS}=25V, f=1.0\text{MHz}$



Source-Drain Ratings and Characteristics

	Parameter	Min.	Typ.	Max.	Units	Test Conditions
I_S	Continuous Source Current (Body Diode)	—	—	9.0	A	MOSFET symbol showing the integral reverse p-n junction diode.
I_{SM}	Pulsed Source Current (Body Diode) ①	—	—	36		
V_{SD}	Diode Forward Voltage	—	—	2.0	V	$T_J=25^\circ\text{C}, I_S=9.0A, V_{GS}=0V$ ④
t_{rr}	Reverse Recovery Time	—	170	340	ns	$T_J=25^\circ\text{C}, I_F=5.9A$
Q_{rr}	Reverse Recovery Charge	—	1.1	2.2	μC	$di/dt=100A/\mu s$ ④
t_{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by L_S+L_D)				

Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature (See Figure 11)
- ② $V_{DD}=50V$, starting $T_J=25^\circ\text{C}$, $L=2.8\text{mH}$, $R_G=25\Omega$, $I_{AS}=9.0A$ (See Figure 12)
- ③ $I_{SD}\leq 9.0A$, $di/dt\leq 120A/\mu s$, $V_{DD}\leq V_{(BR)DSS}$, $T_J\leq 150^\circ\text{C}$
- ④ Pulse width $\leq 300\mu s$; duty cycle $\leq 2\%$.




Fig 1. Typical Output Characteristics,
 $T_C=25^\circ\text{C}$




Fig 2. Typical Output Characteristics,
 $T_C=150^\circ\text{C}$




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance
Vs. Temperature

DATA SHEETS




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case

DATA SHEETS




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 13a. Basic Gate Charge Waveform




Fig 13b. Gate Charge Test Circuit




Fig 14. Peak Diode Recovery dv/dt Test Circuit




Fig 15. Typical HEXSense Ratio Vs. Junction Temperature




Fig 16. Typical HEXSense Ratio Vs. Drain Current

DATA SHEETS





Fig 17. Typical HEXSense Ratio Vs. Gate Voltage



M1, M2 = HIGH SPEED DIGITAL VOLTMETERS

Fig 18. HEXSense Ratio Test Circuit




Fig 19. HEXSense Sensing Cell Output Capacitance Test Circuit

Appendix B: Package Outline Mechanical Drawing – See page 1510

Appendix C: Part Marking Information – See page 1517