



Power MOSFET



PRODUCT SUMMARY				
V _{DS} (V)	400			
$R_{DS(on)}(\Omega)$	V _{GS} = 10 V	1.0		
Q _g max. (nC)	22			
Q _{gs} (nC)	5.8			
Q _{gd} (nC)	9.3			
Configuration	Single			

FEATURES





Improved gate, avalanche and dynamic dV/dt ruggedness



- Fully characterized capacitance and avalanche voltage and current
- Effective C_{oss} specified
- Material categorization: for definitions of compliance please see <u>www.vishay.com/doc?99912</u>

Note

* This datasheet provides information about parts that are RoHS-compliant and / or parts that are non RoHS-compliant. For example, parts with lead (Pb) terminations are not RoHS-compliant. Please see the information / tables in this datasheet for details

APPLICATIONS

- Switch mode power supply (SMPS)
- Uninterruptible power supply
- High speed power switching

TYPICAL SMPS TOPOLOGIES

- Single transistor flyback Xfmr. reset
- Single transistor forward Xfmr. reset (both US line input only)

ORDERING INFORMATION			
Package	TO-220AB		
Lead (Pb)-free	IRF730APbF		
Lead (Pb)-free and halogen-free	IRF730APbF-BE3		

ABSOLUTE MAXIMUM RATINGS (T _C = 25 °C, unless otherwise noted)						
PARAMETER			SYMBOL	LIMIT	UNIT	
Drain-source voltage			V_{DS}	400	V	
Gate-source voltage			V_{GS}	± 30	7 v	
Continuous drain current	V -+ 10 V	$T_C = 25 ^{\circ}C$ $T_C = 100 ^{\circ}C$	- I _D	5.5		
	V _{GS} at 10 V	T _C = 100 °C		3.5	Α	
Pulsed drain current ^a			I _{DM}	22		
Linear derating factor				0.6	W/°C	
Single pulse avalanche energy ^b			E _{AS}	290	mJ	
Repetitive avalanche current a			I _{AR}	5.5	А	
Repetitive avalanche energy ^a			E _{AR}	7.4	mJ	
Maximum power dissipation	T _C =	25 °C	P_{D}	74	W	
Peak diode recovery dV/dt ^c			dV/dt	4.6	V/ns	
Operating junction and storage temperature range			T _J , T _{stg}	-55 to +150	°C	
Soldering recommendations (peak temperature) ^d	For 10 s			300	7	
Mounting torque	6-32 or M3 screw			10	lbf ⋅ in	
				1.1	N⋅m	

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11)
- b. Starting $T_J = 25$ °C, L = 19 mH, $R_g = 25 \Omega$, $I_{AS} = 5.5$ A (see fig. 12)
- c. $I_{SD} \le 5.5$ Å, $dI/dt \le 90$ Å/µs, $V_{DD} \le V_{DS}$, $T_{J} \le 150$ °C
- d. 1.6 mm from case



www.vishay.com

Vishay Siliconix

THERMAL RESISTANCE RATINGS						
PARAMETER	SYMBOL	TYP.	MAX.	UNIT		
Maximum junction-to-ambient	R _{thJC}	-	1.70			
Case-to-sink, flat, greased surface	R _{thCS}	0.50	-	°C/W		
Maximum junction-to-case (drain)	R _{thJA}	-	62			

PARAMETER	SYMBOL	TES	MIN.	TYP.	MAX.	UNIT	
Static							
Drain-source breakdown voltage	V _{DS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		400	-	-	V
V _{DS} temperature coefficient	$\Delta V_{DS}/T_{J}$	Reference	Reference to 25 °C, I _D = 1 mA		0.5	-	V/°C
Gate-source threshold voltage	V _{GS(th)}	V _{DS} :	= V _{GS} , I _D = 250 μA	2.0	-	4.5	V
Gate-source leakage	I _{GSS}		V _{GS} = ± 30 V		-	± 100	nA
		V _{DS} :	$V_{DS} = 400 \text{ V}, V_{GS} = 0 \text{ V}$		-	25	μΑ
Zero gate voltage drain current	I _{DSS}	V _{DS} = 320 \	V _{DS} = 320 V, V _{GS} = 0 V, T _J = 125 °C		-	250	
Drain-source on-state resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 3.3 A ^b	1	-	1.0	Ω
Forward transconductance	9 _{fs}	V _{DS}	= 50 V, I _D = 3.3 A	3.1	-	-	S
Dynamic							
Input capacitance	C _{iss}		$V_{GS} = 0 V$	-	600	-	
Output capacitance	C _{oss}	V _{DS} = 25 V, V _{DS} = 25 V, f = 1.0 MHz, see fig. 5		-	103	-	
Reverse transfer capacitance	C _{rss}			-	4.0	-	
Output capacitance	C _{oss}		V _{DS} = 1.0 V, f = 1.0 MHz	1	890	-	pF -
		V _{GS} = 0 V	V _{DS} = 320 V, f = 1.0 MHz	-	30	-	
Effective output capacitance	Coss eff.		V _{DS} = 0 V to 320 V ^c	1	45	-	
Total gate charge	Qg			-	-	22	
Gate-source charge	Q _{gs}	V _{GS} = 10 V	$V_{GS} = 10 \text{ V}$ $I_D = 3.5 \text{ A}, V_{DS} = 320 \text{ V}$ see fig. 6 and 13 b		-	5.8	nC
Gate-drain charge	Q _{gd}		See lig. 0 and 15	1	-	9.3	1
Turn-on delay time	t _{d(on)}	V_{DD} = 200 V, I_{D} = 3.5 A R_{g} = 12 Ω , R_{D} = 57 Ω , see fig. 10 b		-	10	-	- ns
Rise time	t _r			-	22	-	
Turn-off delay time	t _{d(off)}			1	20	-	
Fall time	t _f			1	16	-	
Gate input resistance	Rg	f = 1 MHz, open drain		2.7	-	10.9	Ω
Drain-Source Body Diode Characteristic	cs						
Continuous source-drain diode current	Is	MOSFET symbol showing the integral reverse p - n junction diode		-	-	5.5	
Pulsed diode forward current ^a	I _{SM}			-	-	22	A
Body diode voltage	V _{SD}	$T_J = 25 ^{\circ}\text{C}, I_S = 5.5 \text{A}, V_{GS} = 0 \text{V}^{ \text{b}}$		-	-	1.6	V
Body diode reverse recovery time	t _{rr}	T _J = 25 °C, I _F = 3.5 A, dl/dt = 100 A/µs b		-	370	550	ns
Body diode reverse recovery charge	Q _{rr}			-	1.6	2.4	μC
Forward turn-on time	t _{on}	Intrinsic to	ırn-on time is negligible (turn	on is dor	ninated b	v L _s and	Ln)

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11)
- b. Pulse width \leq 300 µs; duty cycle \leq 2 %
- c. C_{oss} eff. is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 % to 80 % V_{DS}



TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Output Characteristics




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature




Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage






Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 8 - Maximum Safe Operating Area




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10 - Switching Time Test Circuit




Fig. 11 - Switching Time Waveforms






Fig. 12 - Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig. 13 - Unclamped Inductive Test Circuit




Fig. 14 - Unclamped Inductive Waveforms




Fig. 15 - Maximum Avalanche Energy vs. Drain Current




Fig. 16 - Typical Drain Source Voltage vs. Avalanche Current




Fig. 17 - Basic Gate Charge Waveform





Fig. 18 - Gate Charge Test Circuit



Peak Diode Recovery dv/dt Test Circuit






Fig. 19 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?91045.



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Vishay products are not designed for use in life-saving or life-sustaining applications or any application in which the failure of the Vishay product could result in personal injury or death unless specifically qualified in writing by Vishay. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.