


HEXFET® TRANSISTORS

IRF9140

**P-CHANNEL
100 VOLT
POWER MOSFETs**



IRF9141

IRF9142

IRF9143

-100 Volt, 0.2 Ohm HEXFET

The HEXFET® technology is the key to International Rectifier's advanced line of power MOSFET transistors. The efficient geometry and unique processing of the HEXFET design achieve very low on-state resistance combined with high transconductance and extreme device ruggedness.

The P-Channel HEXFETs are designed for applications which require the convenience of reverse polarity operation. They retain all of the features of the more common N-Channel HEXFETs such as voltage control, very fast switching, ease of paralleling, and excellent temperature stability. The P-Channel IRF9140 device is an approximate electrical complement to the N-Channel IRF130 HEXFET.

P-Channel HEXFETs are intended for use in power stages where complementary symmetry with N-Channel devices offers circuit simplification. They are also very useful in drive stages because of the circuit versatility offered by the reverse polarity connection. Applications include motor control, audio amplifiers, switched mode converters, control circuits and pulse amplifiers.



Features:

- P-Channel Versatility
- Fast Switching
- Low Drive Current
- Ease of Paralleling
- Excellent Temperature Stability

Product Summary

Part Number	V_{DS}	$R_{DS(on)}$	I_D
IRF9140	-100V	0.2Ω	-19A
IRF9141	-60V	0.2Ω	-19A
IRF9142	-100V	0.3Ω	-15A
IRF9143	-60V	0.3Ω	-15A

CASE STYLE AND DIMENSIONS




Conforms to JEDEC Outline TO-204AA (TO-3)
Dimensions in Millimeters and (Inches)

Absolute Maximum Ratings

Parameter	IRF9140	IRF9141	IRF9142	IRF9143	Units
V _{DS} Drain - Source Voltage ①	-100	-60	-100	-60	V
V _{DGR} Drain - Gate Voltage (R _{GS} = 20 kΩ) ①	-100	-60	-100	-60	V
I _D @ T _C = 25°C Continuous Drain Current	-19	-19	-15	-15	A
I _D @ T _C = 100°C Continuous Drain Current	-12	-12	-10	-10	A
I _{DM} Pulsed Drain Current ③	-76	-76	-60	-60	A
V _{GS} Gate - Source Voltage	± 20				V
P _D @ T _C = 25°C Max. Power Dissipation	125 (See Fig. 14)				W
Linear Derating Factor	1.0 (See Fig. 14)				W/K ④
I _{LM} Inductive Current, Clamped	(See Fig. 15 and 16) L = 100μH				A
	-76	-76	-60	-60	
T _J Operating Junction and Storage Temperature Range	-55 to 150				°C
T _{stg} Lead Temperature	300 (0.063 in. (1.6mm) from case for 10s)				°C

Electrical Characteristics @ T_C = 25°C (Unless Otherwise Specified)

Parameter	Type	Min.	Typ.	Max.	Units	Test Conditions	
BV _{DSS} Drain - Source Breakdown Voltage	IRF9140 IRF9142	-100	-	-	V	V _{GS} = 0V	
	IRF9141 IRF9143	-60	-	-	V	I _D = -250μA	
V _{GS(th)} Gate Threshold Voltage	ALL	-2.0	-	-4.0	V	V _{DS} = V _{GS} , I _D = -250μA	
I _{GSS} Gate - Source Leakage Forward	ALL	-	-	-100	nA	V _{GS} = -20V	
I _{GSS} Gate - Source Leakage Reverse	ALL	-	-	100	nA	V _{GS} = 20V	
I _{DSS} Zero Gate Voltage Drain Current	ALL	-	-	-250	μA	V _{DS} = Max. Rating, V _{GS} = 0V	
		-	-	-1000	μA	V _{DS} = Max. Rating x 0.8, V _{GS} = 0V, T _C = 125°C	
I _{D(on)} On-State Drain Current ②	IRF9140 IRF9141	-19	-	-	A	V _{DS} > I _{D(on)} × R _{Ds(on)max.} , V _{GS} = -10V	
	IRF9142 IRF9143	-15	-	-	A		
R _{Ds(on)} Static Drain-Source On-State Resistance ②	IRF9140 IRF9141	-	0.15	0.2	Ω	V _{GS} = 10V, I _D = -10A	
	IRF9142 IRF9143	-	0.22	0.3	Ω		
g _{fs} Forward Transconductance ②	ALL	5.0	7.0	-	S (Ω)	V _{DS} > I _{D(on)} × R _{Ds(on)max.} , I _D = -10A	
C _{iss} Input Capacitance	ALL	-	1100	1300	pF	V _{GS} = 0V, V _{DS} = -25V, f = 1.0 MHz See Fig. 10	
C _{OSS} Output Capacitance	ALL	-	550	700	pF		
C _{rss} Reverse Transfer Capacitance	ALL	-	250	400	pF		
t _{d(on)} Turn-On Delay Time	ALL	-	20	30	ns	V _{DD} = 0.5 BV _{DSS} , I _D = -10A, Z ₀ = 4.7Ω See Fig. 17 (MOSFET switching times are essentially independent of operating temperature.)	
t _r Rise Time	ALL	-	10	15	ns		
t _{d(off)} Turn-Off Delay Time	ALL	-	13	20	ns		
t _f Fall Time	ALL	-	8.0	12	ns		
Q _g Total Gate Charge (Gate-Source Plus Gate-Drain)	ALL	-	70	90	nC	V _{GS} = -15V, I _D = -24A, V _{DS} = 0.8 Max. Rating. See Fig. 18 for test circuit. (Gate charge is essentially independent of operating temperature.)	
Q _{gs} Gate-Source Charge	ALL	-	14	-	nC		
Q _{gd} Gate-Drain ("Miller") Charge	ALL	-	56	-	nC		
L _D Internal Drain Inductance	ALL	-	5.0	-	nH	Measured between the contact screw on header that is closer to source and gate pins and center of die.	Modified MOSFET symbol showing the internal device inductances. 
L _S Internal Source Inductance	ALL	-	12.5	-	nH	Measured from the source pin, 6 mm (0.25 in.) from header and source bonding pad.	

Thermal Resistance

R _{thJC} Junction-to-Case	ALL	-	-	1.0	K/W ④	
R _{thCS} Case-to-Sink	ALL	-	0.1	-	K/W ④	Mounting surface flat, smooth, and greased.
R _{thJA} Junction-to-Ambient	ALL	-	-	30	K/W ④	Typical socket mount

Source-Drain Diode Ratings and Characteristics

T-39-23



I_S	Continuous Source Current (Body Diode)	IRF9140	-	-	-19	A	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.
		IRF9141	-	-	-15	A	
I_{SM}	Pulse Source Current (Body Diode) ③	IRF9140	-	-	-76	A	
		IRF9141	-	-	-60	A	
V_{SD}	Diode Forward Voltage ②	IRF9140	-	-	-4.2	V	$T_C = 25^\circ\text{C}, I_S = -19\text{A}, V_{GS} = 0\text{V}$
		IRF9141	-	-	-4.0	V	
t_{rr}	Reverse Recovery Time	ALL	-	170	-	ns	$T_J = 150^\circ\text{C}, I_F = -19\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$
Q_{RR}	Reverse Recovered Charge	ALL	-	0.8	-	μC	$T_J = 150^\circ\text{C}, I_F = -19\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$
t_{on}	Forward Turn-on Time	ALL	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.				

- ① $T_J = 25^\circ\text{C}$ to 150°C .
- ② Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
- ③ Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Fig. 5).
- ④ $K/W = ^\circ\text{C}/W$
 $W/K = W/^\circ\text{C}$




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 5 – Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration




Fig. 6 – Typical Transconductance Vs. Drain Current




Fig. 7 – Typical Source-Drain Diode Forward Voltage




Fig. 8 – Breakdown Voltage Vs. Temperature




Fig. 9 – Normalized On-Resistance Vs. Temperature




Fig. 10 - Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 - Typical Gate Charge Vs. Gate-to-Source Voltage




Fig. 12 - Typical On-Resistance Vs. Drain Current




Fig. 13 - Maximum Drain Current Vs. Case Temperature




Fig. 14 - Power Vs. Temperature Derating Curve




Fig. 15 – Clamped Inductive Test Circuit




Fig. 16 – Clamped Inductive Waveforms




Fig. 17 – Switching Time Test Circuit




Fig. 18 – Gate Charge Test Circuit




Fig. 19 – Typical Time to Accumulated 1% Failure




Fig. 20 – Typical High Temperature Reverse Bias (HTRB) Failure Rate

*The data shown is correct as of April 15, 1987. This information is updated on a quarterly basis; for the latest reliability data, please contact your local IR field office.