

# IRF9Z30PbF


### **Features**

HEXFET® POWER MOSFET

- · P-Channel Verasatility
- Compact Plastic Package
- Fast Switching
- · Low Drive Current
- · Ease of Paralleling
- · Excellent Temperature Stability
- Lead-Free

### **Product Summary**

D IN I	V/ (V/)	D (0)	1 (A)
Part Number	$V_{DS}(V)$	$R_{DSON}(\Omega)$	$I_D(A)$
IRF9Z30PbF	-50	0.14	-18





## Description

The HEXFET® technology is the key to International Rectifier's advanced line of power MOSFET transistors. The efficient geometry and unique processing of the HEXFET design achieve very low on-state resistence combined with high transconductance and extreme device ruggedness.

The P-Channel HEXFETs are designed for applications which require the convenience of reverse polarity operation. They retain all of the features of the more common N-Channel HEXFETs such as voltage control, very fast switching, ease of paralleling, and excellent temperature stability.

P-Channel HEXFETs are intended for use in power stages where complementary symmetry with N-Channel devices offers circuit simplification. They are also very useful in drive stages because of the circuit versatility offered by the reverse polarity connection. Applications include motor control, audio amplifiers, switched mode converters, control circuit and pulse amplifiers.

Absolute Maximum Ratings

	Parameter	Max.	Units
V <sub>DS</sub>	Drain-to-Source Voltage ①	-50	
$V_{DGR}$	Drain-to-Gate Voltage (R <sub>GS</sub> =20KΩ) ①	-50	V
V <sub>GS</sub>	Gate-to-Source Voltage	±20	
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub>	-18	
I <sub>D</sub> @ T <sub>C</sub> = 100°C	Continuous Drain Current, V <sub>GS</sub>	-11	Α
I <sub>DM</sub>	Pulsed Drain Current ©	-60	
P <sub>D</sub> @T <sub>C</sub> = 25°C	Max. Power Dissipation	74	W
	Linear Derating Factor	0.59	W/°C
I <sub>LM</sub>	Inductive Current, Clamped (L= 100μH) See Fig. 14	-60	А
I <sub>L</sub>	Unclamped Inductive Current(Avalanche Current) ③ See Fig. 15	-3.1	A
$T_J$	Operating Junction and	-55 to + 150	
T <sub>STG</sub>	Storage Temperature Range	-55 (0 + 150	°C
Lead Temperature	300 (0.063 in. (1.6mm) from case for 10s)		

### **Thermal Resistance**

	Parameter	Тур.	Max.	Units
$R_{\theta JC}$	Junction-to-Case		1.7	
$R_{\theta CS}$	Case-to-Sink, Flat, Greased Surface	1.0		°C/W
$R_{\theta JA}$	Junction-to-Ambient		80	

## Electrical Characteristics @ T<sub>J</sub> = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	-50	_	_	٧	$V_{GS} = 0V, I_D = -250\mu A$
$V_{GS(th)}$	Gate Threshold Voltage	-2.0		-4.0	٧	$V_{DS} = V_{GS}$ , $I_D = -250\mu A$
I <sub>GSS</sub>	Gate-to-Source Forward Leakage			-500	nA	V <sub>GS</sub> = -20V
	Gate-to-Source Reverse Leakage			500	nA	V <sub>GS</sub> = 20V
I <sub>DSS</sub>	Drain-to-Source Leakage Current			-250		$V_{DS} = Max$ . Rating, $V_{GS} = 0V$
				-1000	μA	V <sub>DS</sub> = Max. Rating x 0.8, V <sub>GS</sub> = 0V, T <sub>J</sub> = 125°C
I <sub>D(on)</sub>	On- State Drain Current ④	-18	_	_	Α	$V_{DS} > I_{D(on)} X R_{DS(ON)}$ (max)., $V_{GS} = -10V$
R <sub>DS(on)</sub>	Static Drain-to-Source On-Resistance		0.093	0.14	Ω	$V_{GS} = -10V, I_D = -9.3A$
g <sub>fs</sub>	Forward Transconductance®	3.1	4.7	_	S	$V_{DS} = 2 X V_{GS}, I_{DS} = -9.0A$
C <sub>iss</sub>	Input Capacitance	_	900	_		V <sub>GS</sub> = 0V
Coss	Output Capacitance	_	570	_	pF	$V_{DS} = -25V$
C <sub>rss</sub>	Reverse Transfer Capacitance	_	140	_		f = 1.0MHz, See Fig.10
t <sub>d(on)</sub>	Turn-On Delay Time		12	18		$V_{DD} = -25V$ , $ID = -18A$ , $RG = 13\Omega$ , $RD = 1.3\Omega$
t <sub>r</sub>	Rise Time		110	170		See Fig.16
t <sub>d(off)</sub>	Turn-Off Delay Time		21	32	ns	(MOSFET switching times are assentially independent
t <sub>f</sub>	Fall Time		64	96		of operating temperature)
$Q_g$	Total Gate Charge (Gate - Source Plus Gate-Drain)		26	39		VGS = -10V, ID = -18A, V <sub>DS</sub> = 0.8 Max. Rating
$Q_{gs}$	Post-Vth Gate-to-Source Charge		6.9	10	nC	See Fig.17 for test circuit (Gate charge is essentially
$Q_{gd}$	Gate-to-Drain Charge		9.7	15		independent of operating temperature.)
L <sub>D</sub>	Internal Drain Inductance					Measured from the drain Modified MOSFET symbol
			4.5			lead, 6mm (0.25 in.) from
						package to center of die. the internal
Ls	Internal Source Inductance				nΗ	Measured from the source device
			7.5			lead, 6mm (0.25 in.) from inductances.
						package to source bonding pad.

Source-Drain Diode Ratings and Characteristics

Source	e-Drain Diode Ratings and Characteristics						
	Parameter	Min.	Тур.	Max.	Units	Conditions	
$I_S$	Continuous Source Current			-18		MOSFET symbol	
	(Body Diode)			-10	Α	showing the	
$I_{SM}$	Pulsed Source Current			-60	^	integral reverse	
	(Body Diode) ③			-00		p-n junction rectifier.	
$V_{SD}$	Diode Forward Voltage ②	-		-6.3	٧	$T_J = 25^{\circ}C$ , $I_S = -18A$ , $V_{GS} = 0V$	
t <sub>rr</sub>	Reverse Recovery Time	54	120	250	ns	$T_J = 25^{\circ}C, I_F = -18A$	
$Q_{rr}$	Reverse Recovery Charge	0.20	0.47	1.1	μС	di/dt = 100A/μs	
$T_{on}$	Forward Turn-on Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_{\rm S}$ + $L_{\rm D}$ .					

#### Note:

- $\begin{array}{ll} 0 & T_J = 25^{\circ}\text{C to } 150^{\circ}\text{C} \\ \text{@ Repetitive Rating :Pulse width limited by max. junction tempeature. See Transient Thermal Impedance Curve (Fig.5).} \\ \text{@ V}_{dd} = -25\text{V}, \, T_J = 25^{\circ}\text{C}, \, L = 100 \mu\text{H}, \, R_{_G} = 25\Omega.} \\ \text{@ Pulse Test : Pulse width } \leq 300\text{ms}, \, \text{Duty Cycle} \leq 2\%.} \\ \end{array}$




Fig. 1 — Typical Output Characteristics




Fig. 2 — Typical Transfer Characteristics




Fig. 3 — Typical Saturation Characteristics




Fig. 4 — Maximum Safe Operating Area




Fig. 5 — Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration




Fig. 6 — Typical Transconductance Vs. Drain Current




Fig. 7 — Typical Source-Drain Diode Forward Voltage




Fig. 8 — Breakdown Voltage Vs. Temperature




Fig. 9 — Normalized On-Resistance Vs. Temperature




Fig. 10 — Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 — Typical Gate Charge Vs.
Gate-to-Source Voltage




Fig. 12 — Typical On-Resistance Vs. Drain Current




Fig. 13 — Maximum Drain Current Vs. Case Temperature




Fig. 14a — Clamped Inductive Test Circuit





Fig. 14b — Clamped Inductive Waveforms

Fig. 17 — Gate Charge Test Circuit




<sup>\*</sup>The data shown is correct as of April 15, 1987. This information is updated on a quarterly basis; for the latest reliability data, please contact your local IR field office.


Fig. 16 — Switching Time Test Circuit


## IRF9Z30PbF

## TO-220AB Package Outline


Dimensions are shown in millimeters (inches)








SECTION C-C & D-D





- NOTES:

  DIMENSIONING AND TOLERANDING AS PER ASME Y14,5 M- 1994.

  DIMENSIONS ARE SHOWN IN INCHES [MILLIMETERS].

  LEAD DIMENSION AND FINISH UNCONTROLLED IN L1.

  DIMENSION D, D1 & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED. DOS" (0.127) PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- DIMENSION 61, 63 & c1 APPLY TO BASE METAL ONLY. CONTROLLING DIMENSION : INCHES.
- THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS E,H1,D2 & E1
- DIMENSION E 2 X H1 DEFINE A ZONE WHERE STAMPING AND SINGULATION IRREGULARITIES ARE ALLOWED. OUTLINE CONFORMS TO JEDEC TO –220, EXCEPT A2 (max.) AND D2 (min.) WHERE DIMENSIONS ARE DERIVED FROM THE ACTUAL PACKAGE OUTLINE.

Where precious the penter making the nature monitor of enter.								
SYMBOL	MILLIM	ETERS	INC					
	MIN.	MAX.	MIN.	MAX.	NOTES			
Α	3.56	4.83	.140	.190				
A1	0.51	1.40	.020	.055				
A2	2.03	2.92	.080	.115				
b	0.38	1,01	.015	.040				
ь1	0.38	0.97	.015	.038	5			
b2	1,14	1.78	.045	.070				
b3	1,14	1,73	.045	.068	5			
С	0.36	0,61	.014	.024				
c1	0.36	0.56	.014	.022	5			
D	14.22	16.51	.560	.650	4			
D1	8.38	9.02	.330	.355				
D2	11.68	12.88	.460	.507	7			
Ε	9.65	10,67	.380	.420	4,7			
E1	6.86	8.89	.270	.350	7			
E2	-	0.76	-	.030	8			
e	2.54 BSC		.100					
e1	5,08 BSC		,200	BSC				
H1	5,84	6.86	.230	.270	7,8			
L	12.70	14.73	.500	.580				
L1	-	6.35	-	.250	3			
øΡ	3,54	4.08	.139	.161				
Q	2,54	3.42	.100	.135				

## LEAD ASSIGNMENTS

ICBTs, CoPACK


DIODES

# TO-220AB Part Marking Information

EXAMPLE: THIS IS AN IRF1010 LOT CODE 1789

ASSEMBLED ON WW 19, 2000 IN THE ASSEMBLY LINE "C"

Note: "P" in assembly line position indicates "Lead - Free



Data and specifications subject to change without notice. This product has been designed and qualified for the Industrial market. Qualification Standards can be found on IR's Web site.

International

7

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105 TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information. 03/2007