


# IRFB3607GPbF

## Applications

- High Efficiency Synchronous Rectification in SMPS
- Uninterruptible Power Supply
- High Speed Power Switching
- Hard Switched and High Frequency Circuits




## Benefits

- Improved Gate, Avalanche and Dynamic dv/dt Ruggedness
- Fully Characterized Capacitance and Avalanche SOA
- Enhanced body diode dV/dt and dl/dt Capability
- Lead-Free
- Halogen-Free

HEXFET® Power MOSFET

<b>V<sub>DSS</sub></b>	<b>75V</b>
<b>R<sub>DS(on)</sub></b> typ.	<b>7.34mΩ</b>
	<b>9.0mΩ</b>
<b>I<sub>D</sub></b>	<b>80A</b>



G	D	S
Gate	Drain	Source

## Absolute Maximum Ratings

Symbol	Parameter	Max.	Units
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	80①	A
I <sub>D</sub> @ T <sub>C</sub> = 100°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	56①	
I <sub>DM</sub>	Pulsed Drain Current ②	310	
P <sub>D</sub> @ T <sub>C</sub> = 25°C	Maximum Power Dissipation	140	W
	Linear Derating Factor	0.96	W/°C
V <sub>GS</sub>	Gate-to-Source Voltage	± 20	V
dv/dt	Peak Diode Recovery ④	27	V/ns
T <sub>J</sub>	Operating Junction and	-55 to + 175	°C
T <sub>STG</sub>	Storage Temperature Range		
	Soldering Temperature, for 10 seconds (1.6mm from case)	300	
	Mounting torque, 6-32 or M3 screw	10lb·in (1.1N·m)	

## Avalanche Characteristics

E <sub>AS</sub> (Thermally limited)	Single Pulse Avalanche Energy ③	120	mJ
I <sub>AR</sub>	Avalanche Current ①	46	A
E <sub>AR</sub>	Repetitive Avalanche Energy ⑤	14	mJ

## Thermal Resistance

Symbol	Parameter	Typ.	Max.	Units
R <sub>θJC</sub>	Junction-to-Case ⑥	—	1.045	°C/W
R <sub>θCS</sub>	Case-to-Sink, Flat Greased Surface, TO-220	0.50	—	
R <sub>θJA</sub>	Junction-to-Ambient, TO-220	—	62	

**Static @  $T_J = 25^\circ\text{C}$  (unless otherwise specified)**

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(\text{BR})\text{DSS}}$	Drain-to-Source Breakdown Voltage	75	—	—	V	$V_{GS} = 0V, I_D = 250\mu\text{A}$
$\Delta V_{(\text{BR})\text{DSS}}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	0.096	—	V/ $^\circ\text{C}$	Reference to $25^\circ\text{C}$ , $I_D = 5\text{mA}$ ②
$R_{DS(\text{on})}$	Static Drain-to-Source On-Resistance	—	7.34	9.0	$\text{m}\Omega$	$V_{GS} = 10V, I_D = 46\text{A}$ ⑤
$V_{GS(\text{th})}$	Gate Threshold Voltage	2.0	—	4.0	V	$V_{DS} = V_{GS}, I_D = 100\mu\text{A}$
$I_{DSS}$	Drain-to-Source Leakage Current	—	—	20	$\mu\text{A}$	$V_{DS} = 75V, V_{GS} = 0V$
		—	—	250	—	$V_{DS} = 60V, V_{GS} = 0V, T_J = 125^\circ\text{C}$
$I_{GSS}$	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{GS} = 20V$
	Gate-to-Source Reverse Leakage	—	—	-100	—	$V_{GS} = -20V$

**Dynamic @  $T_J = 25^\circ\text{C}$  (unless otherwise specified)**

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
$g_{fs}$	Forward Transconductance	115	—	—	S	$V_{DS} = 50V, I_D = 46\text{A}$
$Q_g$	Total Gate Charge	—	56	84	nC	$I_D = 46\text{A}$
$Q_{gs}$	Gate-to-Source Charge	—	13	—	—	$V_{DS} = 38V$
$Q_{gd}$	Gate-to-Drain ("Miller") Charge	—	16	—	—	$V_{GS} = 10V$ ⑤
$Q_{\text{sync}}$	Total Gate Charge Sync. ( $Q_g - Q_{gd}$ )	—	40	—	—	$I_D = 46\text{A}, V_{DS} = 0V, V_{GS} = 10V$
$R_{G(\text{int})}$	Internal Gate Resistance	—	0.55	—	$\Omega$	—
$t_{d(\text{on})}$	Turn-On Delay Time	—	16	—	ns	$V_{DD} = 49V$
$t_r$	Rise Time	—	110	—	—	$I_D = 46\text{A}$
$t_{d(\text{off})}$	Turn-Off Delay Time	—	43	—	—	$R_G = 6.8\Omega$
$t_f$	Fall Time	—	96	—	—	$V_{GS} = 10V$ ⑤
$C_{iss}$	Input Capacitance	—	3070	—	pF	$V_{GS} = 0V$
$C_{oss}$	Output Capacitance	—	280	—	—	$V_{DS} = 50V$
$C_{rss}$	Reverse Transfer Capacitance	—	130	—	—	$f = 1.0\text{MHz}$
$C_{oss \text{ eff. (ER)}}$	Effective Output Capacitance (Energy Related) ⑧	—	380	—	—	$V_{GS} = 0V, V_{DS} = 0V \text{ to } 60V$ ⑧
$C_{oss \text{ eff. (TR)}}$	Effective Output Capacitance (Time Related) ⑥	—	610	—	—	$V_{GS} = 0V, V_{DS} = 0V \text{ to } 60V$ ⑥

**Diode Characteristics**

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
$I_S$	Continuous Source Current (Body Diode)	—	—	80 ①	A	MOSFET symbol showing the integral reverse p-n junction diode.
$I_{SM}$	Pulsed Source Current (Body Diode) ②	—	—	310	—	—
$V_{SD}$	Diode Forward Voltage	—	—	1.3	V	$T_J = 25^\circ\text{C}, I_S = 46\text{A}, V_{GS} = 0V$ ⑤
$t_{rr}$	Reverse Recovery Time	—	33	50	ns	$T_J = 25^\circ\text{C} \quad V_R = 64V,$
		—	39	59	—	$T_J = 125^\circ\text{C} \quad I_F = 46\text{A}$
$Q_{rr}$	Reverse Recovery Charge	—	32	48	nC	$T_J = 25^\circ\text{C} \quad \frac{di}{dt} = 100\text{A}/\mu\text{s}$ ⑤
		—	47	71	—	$T_J = 125^\circ\text{C}$
$I_{RRM}$	Reverse Recovery Current	—	1.9	—	A	$T_J = 25^\circ\text{C}$
$t_{on}$	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

**Notes:**

- ① Calculated continuous current based on maximum allowable junction temperature. Note that current limitations arising from heating of the device leads may occur with some lead mounting arrangements.  
 ② Repetitive rating; pulse width limited by max. junction temperature.  
 ③ Limited by  $T_{J\text{max}}$ , starting  $T_J = 25^\circ\text{C}$ ,  $L = 0.12\text{mH}$   
 $R_G = 25\Omega$ ,  $I_{AS} = 46\text{A}$ ,  $V_{GS} = 10V$ . Part not recommended for use above this value.


④  $I_{SD} \leq 46\text{A}$ ,  $di/dt \leq 1920\text{A}/\mu\text{s}$ ,  $V_{DD} \leq V_{(\text{BR})\text{DSS}}$ ,  $T_J \leq 175^\circ\text{C}$ .

⑤ Pulse width  $\leq 400\mu\text{s}$ ; duty cycle  $\leq 2\%$ .


⑥  $C_{oss \text{ eff. (TR)}}$  is a fixed capacitance that gives the same charging time as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 80%  $V_{DSS}$ .

⑦  $C_{oss \text{ eff. (ER)}}$  is a fixed capacitance that gives the same energy as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 80%  $V_{DSS}$ .


⑧  $R_\theta$  is measured at  $T_J$  approximately  $90^\circ\text{C}$ .




**Fig 1.** Typical Output Characteristics




**Fig 2.** Typical Output Characteristics




**Fig 3.** Typical Transfer Characteristics









**Fig 4.** Normalized On-Resistance vs. Temperature



**Fig 5.** Typical Capacitance vs. Drain-to-Source Voltage



**Fig 6.** Typical Gate Charge vs. Gate-to-Source Voltage

**Fig 7.** Typical Source-Drain Diode Forward Voltage**Fig 8.** Maximum Safe Operating Area**Fig 9.** Maximum Drain Current vs. Case Temperature**Fig 10.** Drain-to-Source Breakdown Voltage**Fig 11.** Typical  $C_{OSS}$  Stored Energy**Fig 12.** Maximum Avalanche Energy vs. Drain Current




Fig 13. Maximum Effective Transient Thermal Impedance, Junction-to-Case





Fig 14. Typical Avalanche Current vs.Pulsewidth









Notes on Repetitive Avalanche Curves , Figures 14, 15:  
(For further info, see AN-1005 at [www.irf.com](http://www.irf.com))

1. Avalanche failures assumption:  
Purely a thermal phenomenon and failure occurs at a temperature far in excess of  $T_{jmax}$ . This is validated for every part type.
2. Safe operation in Avalanche is allowed as long as  $T_{jmax}$  is not exceeded.
3. Equation below based on circuit and waveforms shown in Figures 16a, 16b.
4.  $P_{D(ave)}$  = Average power dissipation per single avalanche pulse.
5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
6.  $I_{av}$  = Allowable avalanche current.
7.  $\Delta T$  = Allowable rise in junction temperature, not to exceed  $T_{jmax}$  (assumed as  $25^{\circ}\text{C}$  in Figure 14, 15).
- $t_{av}$  = Average time in avalanche.
- $D$  = Duty cycle in avalanche =  $t_{av} \cdot f$
- $Z_{thJC}(D, t_{av})$  = Transient thermal resistance, see Figures 13)


$$\begin{aligned} P_{D(ave)} &= 1/2 (1.3 \cdot BV \cdot I_{av}) = \Delta T / Z_{thJC} \\ I_{av} &= 2\Delta T / [1.3BV \cdot Z_{th}] \\ E_{AS(AR)} &= P_{D(ave)} \cdot t_{av} \end{aligned}$$

Fig 15. Maximum Avalanche Energy vs. Temperature


**Fig. 16.** Threshold Voltage vs. Temperature**Fig. 17 -** Typical Recovery Current vs.  $di_f/dt$ **Fig. 18 -** Typical Recovery Current vs.  $di_f/dt$ **Fig. 19 -** Typical Stored Charge vs.  $di_f/dt$ **Fig. 20 -** Typical Stored Charge vs.  $di_f/dt$




**Fig 20.** Peak Diode Recovery  $dv/dt$  Test Circuit for N-Channel HEXFET® Power MOSFETs




**Fig 21a.** Unclamped Inductive Test Circuit




**Fig 21b.** Unclamped Inductive Waveforms




**Fig 22a.** Switching Time Test Circuit



**Fig 22b.** Switching Time Waveforms




**Fig 23a.** Gate Charge Test Circuit  
[www.irf.com](http://www.irf.com)



**Fig 23b.** Gate Charge Waveform

## TO-220AB Package Outline

Dimensions are shown in millimeters (inches)



- NOTES:
- 1.- DIMENSIONING AND TOLERANCING AS PER ASME Y14.5 M- 1994.
  - 2.- DIMENSIONS ARE SHOWN IN INCHES [MILLIMETERS].
  - 3.- LEAD DIMENSION AND FINISH UNCONTROLLED IN L1.
  - 4.- DIMENSION D, D1 & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005" (.127) PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
  - 5.- DIMENSION b1, b3 & c1 APPLY TO BASE METAL ONLY.
  - 6.- CONTROLLING DIMENSION : INCHES.
  - 7.- THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS E,H1,D2 & E1
  - 8.- DIMENSION E2 X H1 DEFINE A ZONE WHERE STAMPING AND SINGULATION IRREGULARITIES ARE ALLOWED.
  - 9.- OUTLINE CONFORMS TO JEDEC TO-220, EXCEPT A2 (max.) AND D2 (min.) WHERE DIMENSIONS ARE DERIVED FROM THE ACTUAL PACKAGE OUTLINE.

SYMBOL	DIMENSIONS				NOTES	
	MILLIMETERS		INCHES			
	MIN.	MAX.	MIN.	MAX.		
A	3.56	4.83	.140	.190		
A1	0.51	1.40	.020	.055		
A2	2.03	2.92	.080	.115		
b	0.38	1.01	.015	.040		
b1	0.38	0.97	.015	.038	5	
b2	1.14	1.78	.045	.070		
b3	1.14	1.73	.045	.068	5	
c	0.36	0.61	.014	.024		
c1	0.36	0.56	.014	.022	5	
D	14.22	16.51	.560	.650	4	
D1	8.38	9.02	.330	.355		
D2	11.68	12.88	.460	.507	7	
E	9.65	10.67	.380	.420	4,7	
E1	6.86	8.89	.270	.350	7	
E2	—	0.76	—	.030	8	
e	2.54 BSC		.100 BSC			
e1	5.08 BSC		.200 BSC		7,8	
H1	5.84	6.86	.230	.270		
L	12.70	14.73	.500	.580		
L1	3.56	4.06	.140	.160	3	
ØP	3.54	4.08	.139	.161		
Q	2.54	3.42	.100	.135		

## LEAD ASSIGNMENTS

HEXFET

1. GATE
2. DRAIN
3. SOURCE

## IGBTs, CoPACK

1. GATE
2. COLLECTOR
3. Emitter

## Diodes


1. ANODE
2. CATHODE
3. ANODE

## TO-220AB Part Marking Information

EXAMPLE: THIS IS AN IRFB4310GPbF

Note: "G" suffix in part number indicates "Halogen-Free"

Note: "P" in assembly line position indicates "Lead-Free"



TO-220AB packages are not recommended for Surface Mount Application.

Note: For the most current drawing please refer to IR website at: <http://www.irf.com/package/>

Data and specifications subject to change without notice.  
This product has been designed and qualified for the Industrial market.  
Qualification Standards can be found on IR's Web site.

International  
**IR** Rectifier

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105  
TAC Fax: (310) 252-7903

Visit us at [www.irf.com](http://www.irf.com) for sales contact information. 08/2010[www.irf.com](http://www.irf.com)