



Features

- Key parameters optimized for Class-D audio amplifier applications
- Low $R_{DS(ON)}$ for improved efficiency
- Low Q_G and Q_{SW} for better THD and improved efficiency
- Low Q_{RR} for better THD and lower EMI
- 175°C operating junction temperature for ruggedness
- Can deliver up to 300W per channel into 8Ω load in half-bridge topology

Key Parameters		
V_{DS}	200	V
$R_{DS(ON)}$ typ. @ 10V	139	mΩ
Q_g typ.	25	nC
Q_{sw} typ.	15	nC
$R_{G(int)}$ typ.	1.0	Ω
T_J max	175	°C



Description

This Digital Audio MOSFET is specifically designed for Class-D audio amplifier applications. This MOSFET utilizes the latest processing techniques to achieve low on-resistance per silicon area. Furthermore, Gate charge, body-diode reverse recovery and internal Gate resistance are optimized to improve key Class-D audio amplifier performance factors such as efficiency, THD and EMI. Additional features of this MOSFET are 175°C operating junction temperature and repetitive avalanche capability. These features combine to make this MOSFET a highly efficient, robust and reliable device for ClassD audio amplifier applications.

Absolute Maximum Ratings

	Parameter	Max.	Units
V_{DS}	Drain-to-Source Voltage	200	V
V_{GS}	Gate-to-Source Voltage	±30	
I_D @ $T_C = 25^\circ\text{C}$	Continuous Drain Current, V_{GS} @ 10V	17	A
I_D @ $T_C = 100^\circ\text{C}$	Continuous Drain Current, V_{GS} @ 10V	12	
I_{DM}	Pulsed Drain Current ①	68	
P_D @ $T_C = 25^\circ\text{C}$	Power Dissipation ④	140	
P_D @ $T_C = 100^\circ\text{C}$	Power Dissipation ④	71	W
	Linear Derating Factor	0.95	
T_J	Operating Junction and Storage Temperature Range	-55 to + 175	°C
T_{STG}			
	Soldering Temperature, for 10 seconds (1.6mm from case)	300	
	Mounting torque, 6-32 or M3 screw	10lb·in (1.1N·m)	

Thermal Resistance

	Parameter	Typ.	Max.	Units
$R_{θJC}$	Junction-to-Case ④	—	1.05	°C/W
$R_{θCS}$	Case-to-Sink, Flat, Greased Surface	0.50	—	
$R_{θJA}$	Junction-to-Ambient ④	—	62	

Notes ① through ⑤ are on page 2

www.DataSheet4U.com

www.IR.com

Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	200	—	—	V	$V_{\text{GS}} = 0\text{V}$, $I_D = 250\mu\text{A}$
$\Delta \text{BV}_{\text{DSS}}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	0.21	—	V/ $^\circ\text{C}$	Reference to 25°C , $I_D = 1\text{mA}$
$R_{\text{DS(on)}}$	Static Drain-to-Source On-Resistance	—	139	165	$\text{m}\Omega$	$V_{\text{GS}} = 10\text{V}$, $I_D = 12\text{A}$ ③
$V_{\text{GS(th)}}$	Gate Threshold Voltage	3.0	—	5.5	V	$V_{\text{DS}} = V_{\text{GS}}$, $I_D = 250\mu\text{A}$
$\Delta V_{\text{GS(th)}}/\Delta T_J$	Gate Threshold Voltage Coefficient	—	-13	—	mV/ $^\circ\text{C}$	
I_{DSS}	Drain-to-Source Leakage Current	—	—	25	μA	$V_{\text{DS}} = 200\text{V}$, $V_{\text{GS}} = 0\text{V}$
		—	—	250	—	$V_{\text{DS}} = 200\text{V}$, $V_{\text{GS}} = 0\text{V}$, $T_J = 125^\circ\text{C}$
I_{GSS}	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{\text{GS}} = 30\text{V}$
	Gate-to-Source Reverse Leakage	—	—	-100	—	$V_{\text{GS}} = -30\text{V}$
g_{fs}	Forward Transconductance	7.1	—	—	S	$V_{\text{DS}} = 50\text{V}$, $I_D = 12\text{A}$
Q_g	Total Gate Charge	—	25	38	nC	$V_{\text{DS}} = 160\text{V}$ $V_{\text{GS}} = 10\text{V}$ $I_D = 12\text{A}$ See Fig. 6 and 19
$Q_{\text{gs}1}$	Pre-Vth Gate-to-Source Charge	—	5.4	—		
$Q_{\text{gs}2}$	Post-Vth Gate-to-Source Charge	—	2.9	—		
Q_{gd}	Gate-to-Drain Charge	—	12	—		
Q_{godr}	Gate Charge Overdrive	—	4.7	—		
Q_{sw}	Switch Charge ($Q_{\text{gs}2} + Q_{\text{gd}}$)	—	15	—	Ω	
$R_{\text{G(int)}}$	Internal Gate Resistance	—	1.0	—		
$t_{\text{d(on)}}$	Turn-On Delay Time	—	9.6	—	ns	$V_{\text{DD}} = 100\text{V}$, $V_{\text{GS}} = 10\text{V}$ ③ $I_D = 12\text{A}$ $R_G = 2.5\Omega$
t_r	Rise Time	—	40	—		
$t_{\text{d(off)}}$	Turn-Off Delay Time	—	16	—		
t_f	Fall Time	—	5.4	—		
C_{iss}	Input Capacitance	—	900	—	pF	$V_{\text{GS}} = 0\text{V}$ $V_{\text{DS}} = 50\text{V}$ $f = 1.0\text{MHz}$, See Fig. 5 $V_{\text{GS}} = 0\text{V}$, $V_{\text{DS}} = 0\text{V}$ to 160V
C_{oss}	Output Capacitance	—	120	—		
C_{rss}	Reverse Transfer Capacitance	—	22	—		
C_{osss}	Effective Output Capacitance	—	150	—		
L_D	Internal Drain Inductance	—	4.5	—	nH	Between lead, 6mm (0.25in.) from package and center of die contact
L_S	Internal Source Inductance	—	7.5	—		



Avalanche Characteristics

	Parameter	Typ.	Max.	Units
E_{AS}	Single Pulse Avalanche Energy ②	—	130	mJ
I_{AR}	Avalanche Current ⑤	See Fig. 14, 15, 17a, 17b	A	mJ
E_{AR}	Repetitive Avalanche Energy ⑤			

Diode Characteristics

	Parameter	Min.	Typ.	Max.	Units	Conditions
$I_S @ T_C = 25^\circ\text{C}$	Continuous Source Current (Body Diode)	—	—	17	A	MOSFET symbol showing the integral reverse p-n junction diode.
	Pulsed Source Current (Body Diode) ①	—	—	68		
V_{SD}	Diode Forward Voltage	—	—	1.7	V	$T_J = 25^\circ\text{C}$, $I_S = 10\text{A}$, $V_{\text{GS}} = 0\text{V}$ ③
t_{rr}	Reverse Recovery Time	—	130	200	ns	$T_J = 25^\circ\text{C}$, $I_F = 12\text{A}$
Q_{rr}	Reverse Recovery Charge	—	730	110	nC	$dI/dt = 100\text{A}/\mu\text{s}$ ③

Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature.
 ② Starting $T_J = 25^\circ\text{C}$, $L = 1.78\text{mH}$, $R_G = 25\Omega$, $I_{\text{AS}} = 12\text{A}$.
 ③ Pulse width $\leq 400\mu\text{s}$; duty cycle $\leq 2\%$.
 ④ R_θ is measured at T_J of approximately 90°C .
 ⑤ Limited by $T_{j\text{max}}$. See Figs. 14, 15, 17a, 17b for repetitive avalanche information




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance vs. Temperature




Fig 5. Typical Capacitance vs.Drain-to-Source Voltage
www.DataSheet4U.com
www.irf.com




Fig 6. Typical Gate Charge vs.Gate-to-Source Voltage

IRFB4103PbF

International
I²R Rectifier
www.DataSheet4U.com




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current vs. Case Temperature




Fig 10. Threshold Voltage vs. Temperature




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12. On-Resistance Vs. Gate Voltage




Fig 13. Maximum Avalanche Energy Vs. Drain Current




Fig 14. Typical Avalanche Current Vs. Pulsewidth




Fig 15. Maximum Avalanche Energy Vs. Temperature
www.DataSheet4U.com
www.irf.com

Notes on Repetitive Avalanche Curves , Figures 14, 15:
(For further info, see AN-1005 at www.irf.com)

1. Avalanche failures assumption:
Purely a thermal phenomenon and failure occurs at a temperature far in excess of T_{jmax} . This is validated for every part type.
2. Safe operation in Avalanche is allowed as long as T_{jmax} is not exceeded.
3. Equation below based on circuit and waveforms shown in Figures 17a, 17b.
4. $P_{D(ave)} = \text{Average power dissipation per single avalanche pulse.}$
5. $BV = \text{Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).}$
6. $I_{av} = \text{Allowable avalanche current.}$
7. $\Delta T = \text{Allowable rise in junction temperature, not to exceed } T_{jmax} \text{ (assumed as } 25^\circ\text{C in Figure 14, 15).}$
 $t_{av} = \text{Average time in avalanche.}$
 $D = \text{Duty cycle in avalanche} = t_{av} \cdot f$
 $Z_{thJC}(D, t_{av}) = \text{Transient thermal resistance, see figure 11}$

$$P_{D(ave)} = 1/2 (1.3 \cdot BV \cdot I_{av}) = \Delta T / Z_{thJC}$$

$$I_{av} = 2\Delta T / [1.3 \cdot BV \cdot Z_{th}]$$

$$E_{AS(AR)} = P_{D(ave)} \cdot t_{av}$$





Fig 16. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 17a. Unclamped Inductive Test Circuit




Fig 17b. Unclamped Inductive Waveforms




Fig 18a. Switching Time Test Circuit




Fig 18b. Switching Time Waveforms




Fig 19a. Gate Charge Test Circuit
www.DataSheet4U.com





Fig 19b Gate Charge Waveform

TO-220AB Package Outline

Dimensions are shown in millimeters (inches)



NOTES:

1 DIMENSIONING & TOLERANCING PER ANSI Y14.5M, 1982.


2 CONTROLLING DIMENSION : INCH

3 OUTLINE CONFORMS TO JEDEC OUTLINE TO-220AB.

4 HEATSINK & LEAD MEASUREMENTS DO NOT INCLUDE BURRS.

TO-220AB Part Marking Information

EXAMPLE: THIS IS AN IRF1010
 LOT CODE 1789
 ASSEMBLED ON WW 19, 1997
 IN THE ASSEMBLY LINE "C"
Note: "P" in assembly line position indicates "Lead-Free"



TO-220AB packages are not recommended for Surface Mount Application.

Data and specifications subject to change without notice.
 This product has been designed and qualified for the Industrial market.
 Qualification Standards can be found on IR's Web site.

International
IR Rectifier

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105
 TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information. 01/05