


## **Power MOSFET**

PRODUCT SUMMARY					
V <sub>DS</sub> (V)	100				
$R_{DS(on)}(\Omega)$	V <sub>GS</sub> = 10 V	0.27			
Q <sub>g</sub> (Max.) (nC)	16				
Q <sub>gs</sub> (nC)	4.4				
Q <sub>gd</sub> (nC)	7.7				
Configuration	Single				



N-Channel MOSFET

#### **FEATURES**

- Dynamic dV/dt Rating
- Repetitive Avalanche Rated
- For Automatic Insertion
- End Stackable
- 175 °C Operating Temperature
- Fast Switching
- Ease of Paralleling
- Compliant to RoHS Directive 2002/95/EC

### **DESCRIPTION**

Third generation Power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The 4 pin DIP package is a low cost machine-insertable case style which can be stacked in multiple combinations on standard 0.1" pin centers. The dual drain serves as a thermal link to the mounting surface for power dissipation levels up to 1 W.

ORDERING INFORMATION			
Package	HVMDIP		
Lead (Pb)-free	IRFD120PbF		
Lead (FD)-life	SiHFD120-E3		
SnPb	IRFD120		
JIII D	SiHFD120		

PARAMETER			SYMBOL	LIMIT	UNIT	
Drain-Source Voltage			V <sub>DS</sub>	100	V	
Gate-Source Voltage			V <sub>GS</sub>	± 20	- V	
Continuous Drain Current	V <sub>GS</sub> at 10 V	T <sub>A</sub> = 25 °C		1.3	А	
Continuous Drain Current		T <sub>A</sub> = 100 °C	I <sub>D</sub>	0.94		
Pulsed Drain Current <sup>a</sup>			I <sub>DM</sub>	10	1	
Linear Derating Factor				0.0083	W/°C	
Single Pulse Avalanche Energy <sup>b</sup>			E <sub>AS</sub>	100	mJ	
Repetitive Avalanche Current <sup>a</sup>			I <sub>AR</sub>	1.3	А	
Repetitive Avalanche Energy <sup>a</sup>			E <sub>AR</sub>	0.13	mJ	
Maximum Power Dissipation T <sub>A</sub> = 25 °C		P <sub>D</sub>	1.3	W		
Peak Diode Recovery dV/dt <sup>c</sup>			dV/dt	5.5	V/ns	
Operating Junction and Storage Temperature Range			T <sub>J</sub> , T <sub>stg</sub>	- 55 to + 175	00	
Soldering Recommendations (Peak Temperature)	for	for 10 s		300 <sup>d</sup>	°C	

#### Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b.  $V_{DD}$  = 25 V, starting  $T_J$  = 25 °C, L = 22 mH,  $R_g$  = 25  $\Omega$ ,  $I_{AS}$  = 2.6 A (see fig. 12).
- c.  $I_{SD} \le 9.2$  A,  $dI/dt \le 110$  A/µs,  $V_{DD} \le V_{DS}$ ,  $T_J \le 175$  °C.
- d. 1.6 mm from case.

<sup>\*</sup> Pb containing terminations are not RoHS compliant, exemptions may apply

# IRFD120, SiHFD120

# Vishay Siliconix



THERMAL RESISTANCE RATINGS						
PARAMETER	SYMBOL	TYP.	MAX.	UNIT		
Maximum Junction-to-Ambient	$R_{thJA}$	-	120	°C/W		

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Static							
Drain-Source Breakdown Voltage	V <sub>DS</sub>	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA		100	-	-	V
V <sub>DS</sub> Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference	ce to 25 °C, I <sub>D</sub> = 1 mA	-	0.13	-	V/°C
Gate-Source Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> :	= V <sub>GS</sub> , I <sub>D</sub> = 250 μA	2.0	-	4.0	V
Gate-Source Leakage	I <sub>GSS</sub>		V <sub>GS</sub> = ± 20 V		-	± 100	nA
	I <sub>DSS</sub>	V <sub>DS</sub> = 100 V, V <sub>GS</sub> = 0 V		-	-	25	
Zero Gate Voltage Drain Current		V <sub>DS</sub> = 80 V	', V <sub>GS</sub> = 0 V, T <sub>J</sub> = 150 °C	-	-	250	μA
Drain-Source On-State Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	$I_D = 0.78 A^b$	-	-	0.27	Ω
Forward Transconductance	9 <sub>fs</sub>	V <sub>DS</sub> =	V <sub>DS</sub> = 50 V, I <sub>D</sub> = 0.78 A <sup>b</sup>		-	-	S
Dynamic							
Input Capacitance	C <sub>iss</sub>	V <sub>GS</sub> = 0 V		-	360	-	pF
Output Capacitance	C <sub>oss</sub>	]	V <sub>DS</sub> = 25 V		150	-	
Reverse Transfer Capacitance	C <sub>rss</sub>	f = 1.0 MHz, see fig. 5		-	34	-	
Total Gate Charge	Qg			-	-	16	nC
Gate-Source Charge	$Q_{gs}$	V <sub>GS</sub> = 10 V	$I_D = 9.2 \text{ A}, V_{DS} = 80 \text{ V}$ see fig. 6 and 13 <sup>b</sup>	-	-	- 4.4	
Gate-Drain Charge	Q <sub>gd</sub>	see lig. 0 and 13°		-	-	7.7	
Turn-On Delay Time	t <sub>d(on)</sub>	$V_{DD}$ = 50 V, $I_D$ = 9.2 A $R_g$ = 18 $\Omega$ , $R_D$ = 5.2 $\Omega$ , see fig. 10 <sup>b</sup>		-	6.8	-	ns
Rise Time	t <sub>r</sub>			-	27	-	
Turn-Off Delay Time	t <sub>d(off)</sub>			-	18	-	
Fall Time	t <sub>f</sub>			-	17	-	
Internal Drain Inductance	$L_D$	6 mm (0.25") f	Between lead, 6 mm (0.25") from		4.0	-	nH
Internal Source Inductance	L <sub>S</sub>	package and center of die contact		-	6.0	-	
<b>Drain-Source Body Diode Characteristic</b>	s						
Continuous Source-Drain Diode Current	I <sub>S</sub>	MOSFET symbol showing the integral reverse p - n junction diode		-	-	1.3	A
Pulsed Diode Forward Current <sup>a</sup>	I <sub>SM</sub>			-	-	10	
Body Diode Voltage	$V_{SD}$	T <sub>J</sub> = 25 °C, I <sub>S</sub> = 1.3 A, V <sub>GS</sub> = 0 V <sup>b</sup>		-	-	2.5	V
Body Diode Reverse Recovery Time	t <sub>rr</sub>	T 05 00 1	0.0 A 41/4+ 400 A / b	-	130	260	ns
Body Diode Reverse Recovery Charge	Q <sub>rr</sub>	$-$ T <sub>J</sub> = 25 °C, I <sub>F</sub> = 9.2 A, dl/dt = 100 A/ $\mu$ s <sup>b</sup>		-	0.65	1.3	μC
Forward Turn-On Time	t <sub>on</sub>	Intrinsic turn-on time is negligible (turn-on is dominated by $L_S$ and $L_D$ )					L <sub>D</sub> )

### Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11). b. Pulse width  $\leq$  300 µs; duty cycle  $\leq$  2 %.



### TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics,  $T_A = 25$  °C




Fig. 2 - Typical Output Characteristics,  $T_A$  = 175 °C




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area








Fig. 9 - Maximum Drain Current vs. Ambient Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Ambient






Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms




Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform





Fig. 13b - Gate Charge Test Circuit



### Peak Diode Recovery dV/dt Test Circuit








Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="https://www.vishay.com/ppg?91128">www.vishay.com/ppg?91128</a>.

## **HVM DIP** (High voltage)





	INCHES		INCHES MILLIMETERS		IETERS
DIM.	MIN.	MAX.	MIN.	MAX.	
A	0.310	0.330	7.87	8.38	
Е	0.300	0.425	7.62	10.79	
L	0.270	0.290	6.86	7.36	

ECN: X10-0386-Rev. B, 06-Sep-10

DWG: 5974

#### Note

1. Package length does not include mold flash, protrusions or gate burrs. Package width does not include interlead flash or protrusions.

Document Number: 91361 Revision: 06-Sep-10



## **Legal Disclaimer Notice**

Vishay

## **Disclaimer**

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Revision: 13-Jun-16 1 Document Number: 91000