


Avalanche-Energy-Rated P-Channel Power MOSFETs

-1.0 A and -0.8 A, -60 V and -100 V
 $r_{DS(on)} = 0.6 \Omega$ and 0.8Ω

Features:

- Single pulse avalanche energy rated
- SOA is power-dissipation limited
- Nanosecond switching speeds
- Linear transfer characteristics
- High input impedance

TERMINAL DIAGRAM



92CS-43262

P-CHANNEL ENHANCEMENT MODE

6

The IRFD9120 and IRFD9123 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are p-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The IRFD-types are supplied in the 4-Pin dual-in-line plastic package.

TERMINAL DESIGNATION



TOP VIEW

4-PIN DIP

ABSOLUTE-MAXIMUM RATINGS

CHARACTERISTIC	IRFD9120	IRFD9123	UNITS
Drain-Source Voltage ①	V_{DS}	-100	-60
Drain-Gate Voltage ($R_{GS} = 20 \text{ k}\Omega$) ①	V_{DGR}	-100	-60
Continuous Drain Current	$I_D @ T_c = 25^\circ\text{C}$	-1	-0.8
Pulsed Drain Current ②	I_{DM}	-8	-6.4
Gate-Source Voltage	V_{GS}	± 20	V
Maximum Power Dissipation	$P_D @ T_c = 25^\circ\text{C}$	1.0 (See Fig. 13)	W
Linear Derating Factor		0.008 (See Fig. 13)	$\text{W}/^\circ\text{C}$
Single-Pulse Avalanche Energy Rating ③	E_{AS}	370	mJ
Operating Junction and Storage Temperature Range	T_J T_{STG}	-55 to +150	$^\circ\text{C}$
Lead Temperature	300 (0.063 in. [1.6 mm] from case for 10 s)		

Rugged Power MOSFETs

IRFD9120

IRFD9123

ELECTRICAL CHARACTERISTICS At Case Temperature (T_c) = 25°C Unless Otherwise Specified

CHARACTERISTIC	TYPE	MIN.	TYP.	MAX.	UNITS	TEST CONDITIONS	
Drain-Source Breakdown Voltage BV _{DSS}	IRFD9120	-100	--	--	V	V _{GS} = 0 V I _D = -250 μA	
	IRFD9123	-60	--	--	V	V _{DS} = V _{GS} , I _D = -250 μA	
Gate Threshold Voltage V _{GTH}	ALL	-2.0	--	-4.0	V	V _{GS} = -20 V	
Gate-Source Leakage Forward I _{GSS}	ALL	--	--	-500	nA	V _{GS} = 20 V	
Gate-Source Leakage Reverse I _{GSS}	ALL	--	--	500	nA	V _{GS} = -20 V	
Zero-Gate Voltage Drain Current I _{DS}	ALL	--	--	-250	μA	V _{DS} = Max. Rating, V _{GS} = 0 V	
		--	--	-1000	μA	V _{DS} = Max. Rating × 0.8, V _{GS} = 0 V, T _c = 125°C	
On-State Drain Current ② I _{DS(on)}	IRFD9120	-1	--	--	A	V _{DS} > I _{DS(on)} × I _{D(on)max} , V _{GS} = -10 V	
	IRFD9123	-0.08	--	--	A		
Static Drain-Source On-State Resistance ② r _{DS(on)}	IRFD9120	--	0.5	0.6	Ω	V _{GS} = 10 V, I _D = -0.8 A	
	IRFD9123	--	0.6	0.8	Ω		
Forward Transconductance ② g _f	ALL	0.8	1.2	--	S(U)	V _{DS} ≤ 50 V, I _D = -0.8 A	
Input Capacitance C _{iss}	ALL	--	300	--	pF	V _{GS} = 0 V, V _{DS} = -25 V, f = 1.0 MHz	
Output Capacitance C _{oss}	ALL	--	200	--	pF	See Fig. 9	
Reverse Transfer Capacitance C _{trs}	ALL	--	50	--	pF		
Turn-On Delay Time t _{d(on)}	ALL	--	25	50	ns	V _{DD} = 0.5 I _D = -0.8 A, Z _o = 50 Ω	
Rise Time t _r	ALL	--	50	100	ns	See Fig. 16	
Turn-Off Delay Time t _{d(off)}	ALL	--	50	100	ns	(MOSFET switching times are essentially independent of operating temperature.)	
Fall Time t _f	ALL	--	50	100	ns		
Total Gate Charge (Gate-Source Plus Gate-Drain) Q _g	ALL	--	16	20	nC	V _{GS} = -15 V, I _D = -4 A, V _{DS} = 0.8 Max. Rating. See Fig. 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	
Gate-Source Charge Q _{gs}	ALL	--	9	13.5	nC		
Gate-Drain ("Miller") Charge Q _{gd}	ALL	--	7	10.5	nC		
Internal Drain Inductance L _D	ALL	--	4.0	--	nH	Measured from the drain lead, 2.0mm (0.08 in.) from header to center die.	Modified MOSFET symbol showing the internal device
Internal Source Inductance L _S	ALL	--	6.0	--	nH	Measured from the source lead, 2.0 mm (0.08 in.) from header and source bonding pad.	

THERMAL RESISTANCE

Junction-to-Ambient	R _{JA}	ALL	--	120	°C/W	Typical socket mount
---------------------	-----------------	-----	----	-----	------	----------------------

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

Continuous Source Current (Body Diode)	I _S	IRFD9120	--	--	-1	A	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.
		IRFD9123	--	--	-0.8	A	
Pulse Source Current (Body Diode)	I _{SM}	IRFD9120	--	--	-8	A	T _c = 25°C, I _S = -1 A, V _{GS} = 0 V T _c = 25°C, I _S = -0.8 A, V _{GS} = 0 V
		IRFD9123	--	--	-6.4	A	
Diode Forward Voltage ② V _{SD}	V _{SD}	IRFD9120	--	--	-1.5	V	T _c = 25°C, I _F = -4 A, dI _F /dt = 100 A/μs T _c = 25°C, I _F = -4 A, dI _F /dt = 100 A/μs
		IRFD9123	--	--	-1.5	V	
Reverse Recovery Time t _r	ALL	--	150	--	ns	T _j = 150°C, I _F = -4 A, dI _F /dt = 100 A/μs	
Reverse Recovered Charge Q _{RR}	ALL	--	0.9	--	μC	T _j = 150°C, I _F = -4 A, dI _F /dt = 100 A/μs	
Forward Turn-on Time t _{on}	ALL	--	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .				

① T_j = 25°C to 150°C.

② Pulse Test: Pulse width ≤ 300 μs,
Duty Cycle ≤ 2%.

③ V_{DD} = 25 V, Starting T_j = 25°C, L = 555 mH,
R_G = 25 Ω, Peak I_L = 1 A (See Figs. 14 & 15).




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Typical transconductance vs. drain current.




Fig. 6 - Typical source-drain diode forward voltage.

Rugged Power MOSFETs

IRFD9120
IRFD9123




Fig. 7 - Breakdown voltage vs. temperature.




Fig. 8 - Normalized on-resistance vs. temperature.




Fig. 9 - Typical capacitance vs. drain-to-source voltage.




Fig. 10 - Typical gate charge vs. gate-to-source voltage.




Fig. 11 - Typical on-resistance vs. drain current.




Fig. 12 - Maximum drain current vs. case temperature.




Fig. 13 - Power vs. temperature derating curve.




Fig. 14 - Unclamped inductive test circuit.




Fig. 15 - Unclamped inductive waveforms.




Fig. 16 - Switching time test circuit.




Fig. 17 - Gate charge test circuit.