


HEXFET® TRANSISTORS IRFJ120

**N-CHANNEL
POWER MOSFETs**



IRFJ121
IRFJ122
IRFJ123

100 Volt, 0.3 Ohm HEXFET

The HEXFET® technology is the key to International Rectifier's advanced line of power MOSFET transistors. The efficient geometry and unique processing of the HEXFET design achieve very low on-state resistance combined with high transconductance and great device ruggedness.

The HEXFET transistors also feature all of the well established advantages of MOSFETs such as voltage control, very fast switching, ease of paralleling, and temperature stability of the electrical parameters.

They are well suited for applications such as switching power supplies, motor controls, inverters, choppers, audio amplifiers, and high energy pulse circuits.



Features:

- Fast Switching
- Low Drive Current
- Ease of Paralleling
- Excellent Temperature Stability

Product Summary

Part Number	V _{DS}	R _{DS(on)}	I _D
IRFJ120	100V	0.3Ω	8.0A
IRFJ121	60V	0.3Ω	8.0A
IRFJ122	100V	0.4Ω	7.0A
IRFJ123	60V	0.4Ω	7.0A

CASE STYLE AND DIMENSIONS



Conforms to JEDEC Case Style TO-213AA (TO-66)
Dimensions in Millimeters and (Inches)

Absolute Maximum Ratings

Parameter	IRFJ120	IRFJ121	IRFJ122	IRFJ123	Units
V _{DS} Drain - Source Voltage ①	100	60	100	60	V
V _{DGR} Drain - Gate Voltage ($R_{GS} = 20\text{ k}\Omega$) ①	100	60	100	60	V
I _D @ T _C = 25°C Continuous Drain Current	8.0	8.0	7.0	7.0	A
I _D @ T _C = 100°C Continuous Drain Current	5.0	5.0	4.0	4.0	A
I _{DM} Pulsed Drain Current ③	32	32	28	28	A
V _{GS} Gate - Source Voltage			±20		V
P _D @ T _C = 25°C Max. Power Dissipation		40 (See Fig. 14)			W
Linear Derating Factor		0.32 (See Fig. 14)			W/K ④
I _{LM} Inductive Current, Clamped	32	32	28	28	A
T _J Operating Junction and Storage Temperature Range			-55 to 150		°C
T _{stg}			300 (0.063 in. (1.6mm) from case for 10s)		°C
Lead Temperature					

Electrical Characteristics @ T_C = 25°C (Unless Otherwise Specified)

Parameter	Type	Min.	Typ.	Max.	Units	Test Conditions	
BV _{DSS} Drain - Source Breakdown Voltage	IRFJ120	100	—	—	V	V _{GS} = 0V I _D = 250μA	
	IRFJ122	60	—	—	V		
V _{GS(th)} Gate Threshold Voltage	ALL	2.0	—	4.0	V	V _{DS} = V _{GS} , I _D = 250μA	
I _{GSS} Gate - Source Leakage Forward	ALL	—	—	100	nA	V _{GS} = 20V	
I _{GSS} Gate - Source Leakage Reverse	ALL	—	—	-100	nA	V _{GS} = -20V	
I _{DSS} Zero Gate Voltage Drain Current	ALL	—	—	250	μA	V _{DS} = Max. Rating, V _{GS} = 0V V _{DS} = Max. Rating x 0.8, V _{GS} = 0V, T _C = 125°C	
	ALL	—	—	1000	μA		
I _{D(on)} On-State Drain Current ②	IRFJ120	8.0	—	—	A	V _{DS} > I _{D(on)} × R _{DS(on)max.} , V _{GS} = 10V	
	IRFJ121	7.0	—	—	A		
R _{DS(on)} Static Drain-Source On-State Resistance ②	IRFJ120	—	0.25	0.30	Ω	V _{GS} = 10V, I _D = 4.0A	
	IRFJ121	—	0.30	0.40	Ω		
g _{fs} Forward Transconductance ②	ALL	1.5	2.9	—	S (Ω)	V _{DS} > I _{D(on)} × R _{DS(on)max.} , I _D = 4.0A	
C _{iss} Input Capacitance	ALL	—	450	600	pF	V _{GS} = 0V, V _{DS} = 25V, f = 1.0 MHz See Fig. 10	
C _{oss} Output Capacitance	ALL	—	200	400	pF		
C _{rss} Reverse Transfer Capacitance	ALL	—	50	100	pF	V _{DD} = 0.5 BV _{DSS} , I _D = 4.0A, Z ₀ = 50Ω See Fig. 17 (MOSFET switching times are essentially independent of operating temperature.)	
t _{d(on)} Turn-On Delay Time	ALL	—	20	40	ns		
t _r Rise Time	ALL	—	35	70	ns		
t _{d(off)} Turn-Off Delay Time	ALL	—	50	100	ns		
t _f Fall Time	ALL	—	35	70	ns		
Q _g Total Gate Charge (Gate-Source Plus Gate-Drain)	ALL	—	10	15	nC	V _{GS} = 10V, I _D = 10A, V _{DS} = 0.8 Max. Rating. See Fig. 18 for test circuit. (Gate charge is essentially independent of operating temperature.)	
Q _{gs} Gate-Source Charge	ALL	—	6.0	—	nC		
Q _{gd} Gate-Drain ("Miller") Charge	ALL	—	4.0	—	nC		
L _D Internal Drain Inductance	ALL	—	5.0	—	nH	Measured between the contact screw on header that is closer to source and gate pins and center of die.	Modified MOSFET symbol showing the internal device inductances.
L _S Internal Source Inductance	ALL	—	12.5	—	nH	Measured from the source pin, 6 mm (0.25 in.) from header and source bonding pad.	

Thermal Resistance

R _{thJC} Junction-to-Case	ALL	—	—	3.1	K/W ④	
R _{thCS} Case-to-Sink	ALL	—	0.2	—	K/W ④	Mounting surface flat, smooth, and greased.
R _{thJA} Junction-to-Ambient	ALL	—	—	50	K/W ④	Typical socket mount

Source-Drain Diode Ratings and Characteristics

T-39-11

I_S	Continuous Source Current (Body Diode)	IRFJ120 IRFJ121	—	—	8.0	A	Modified MOSFET symbol showing the integrated reverse P-N junction rectifier.
		IRFJ122 IRFJ123	—	—	7.0	A	
I_{SM}	Pulse Source Current (Body Diode) ③	IRFJ120 IRFJ121	—	—	32	A	
		IRFJ122 IRFJ123	—	—	28	A	
V_{SD}	Diode Forward Voltage ②	IRFJ120 IRFJ121	—	—	2.5	V	$T_C = 25^\circ\text{C}, I_S = 8.0\text{A}, V_{GS} = 0\text{V}$
		IRFJ122 IRFJ123	—	—	2.3	V	$T_C = 25^\circ\text{C}, I_S = 7.0\text{A}, V_{GS} = 0\text{V}$
t_{rr}	Reverse Recovery Time	ALL	—	280	—	ns	$T_J = 150^\circ\text{C}, I_F = 8.0\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$
Q_{RR}	Reverse Recovered Charge	ALL	—	1.6	—	μC	$T_J = 150^\circ\text{C}, I_F = 8.0\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$
t_{on}	Forward Turn-on Time	ALL	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.				

① $T_J = 25^\circ\text{C}$ to 150°C .② Pulse Test: Pulse width $< 300\mu\text{s}$, Duty Cycle $< 2\%$.

③ Repetitive Rating: Pulse width limited by max. junction temperature.

See Transient Thermal Impedance Curve (Fig. 5).


④ $K/W = ^\circ\text{C}/\text{W}$
 $W/K = \text{W}/^\circ\text{C}$ 

Fig. 1 – Typical Output Characteristics




Fig. 2 – Typical Transfer Characteristics




Fig. 3 – Typical Saturation Characteristics




Fig. 4 – Maximum Safe Operating Area




Fig. 5 – Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration




Fig. 6 – Typical Transconductance Vs. Drain Current




Fig. 7 – Typical Source-Drain Diode Forward Voltage




Fig. 8 – Breakdown Voltage Vs. Temperature




Fig. 9 – Normalized On-Resistance Vs. Temperature




Fig. 10 – Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 – Typical Gate Charge Vs. Gate-to-Source Voltage




Fig. 12 – Typical On-Resistance Vs. Drain Current




Fig. 13 – Maximum Drain Current Vs. Case Temperature




Fig. 14 – Power Vs. Temperature Derating Curve




Fig. 15 – Clamped Inductive Test Circuit




Fig. 16 – Clamped Inductive Waveforms




Fig. 17 – Switching Time Test Circuit




Fig. 18 – Gate Charge Test Circuit