


MECHANICAL DATA

Dimensions in mm (inches)



SMD1

Pad 1 – Source

Pad 2 – Drain

Pad 3 – Gate

Note: IRFxxxSM also available with pins 1 and 3 reversed.

N-CHANNEL POWER MOSFET

V_{DSS} 100V

I_{D(cont)} 19A

R_{DS(on)} 0.070Ω

FEATURES

- **HERMETICALLY SEALED SURFACE MOUNT PACKAGE**
- **SMALL FOOTPRINT – EFFICIENT USE OF PCB SPACE.**
- **SIMPLE DRIVE REQUIREMENTS**
- **LIGHTWEIGHT**
- **HIGH PACKING DENSITIES**

ABSOLUTE MAXIMUM RATINGS ($T_{case} = 25^{\circ}C$ unless otherwise stated)

V_{GS}	Gate – Source Voltage	$\pm 20V$
I_D	Continuous Drain Current ($V_{GS} = 0$, $T_{case} = 25^{\circ}C$)	27A
I_D	Continuous Drain Current ($V_{GS} = 0$, $T_{case} = 100^{\circ}C$)	19A
I_{DM}	Pulsed Drain Current ¹	108A
P_D	Power Dissipation @ $T_{case} = 25^{\circ}C$	100W
	Linear Derating Factor	0.8W/ $^{\circ}C$
E_{AS}	Single Pulse Avalanche Energy ²	150mJ
dv/dt	Peak Diode Recovery ³	5.5V/ns
T_J , T_{stg}	Operating and Storage Temperature Range	-55 to $150^{\circ}C$
T_L	Package Mounting Surface Temperature (for 5 sec)	$300^{\circ}C$
$R_{\theta JC}$	Thermal Resistance Junction to Case	$1.25^{\circ}C/W$
$R_{\theta J-PCB}$	Thermal Resistance Junction to PCB (Typical)	$3^{\circ}C/W$

Notes

- 1) Pulse Test: Pulse Width $\leq 300\text{ms}$, $\delta \leq 2\%$
- 2) @ $V_{DD} = 25\text{V}$, $L \geq 0.3\text{mH}$, $R_G = 25\Omega$, Peak $I_L = 27\text{A}$, Starting $T_J = 25^\circ\text{C}$
- 3) @ $I_{SD} \leq 27\text{A}$, $di/dt \leq 70\text{A}/\mu\text{s}$, $V_{DD} \leq BV_{DSS}$, $T_J \leq 150^\circ\text{C}$, SUGGESTED $R_G = 2.35\Omega$

ELECTRICAL CHARACTERISTICS ($T_{amb} = 25^{\circ}\text{C}$ unless otherwise stated)

Parameter		Test Conditions		Min.	Typ.	Max.	Unit
STATIC ELECTRICAL RATINGS							
BV _{DSS}	Drain – Source Breakdown Voltage	V _{GS} = 0	I _D = 1mA	100			V
ΔBV _{DSS} ΔT _J	Temperature Coefficient of Breakdown Voltage	Reference to 25°C I _D = 1mA			0.13		V/°C
R _{DS(on)}	Static Drain – Source On–State Resistance ¹	V _{GS} = 10V	I _D = 19A			0.070	Ω
		V _{GS} = 10V	I _D = 27A			0.081	
V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS}	I _D = 250μA	2		4	V
g _{fs}	Forward Transconductance ¹	V _{DS} ≥ 15V	I _{DS} = 19A	9			S(Ω)
I _{DSS}	Zero Gate Voltage Drain Current	V _{GS} = 0	V _{DS} = 0.8BV _{DSS}			25	μA
			T _J = 125°C			250	
I _{GSS}	Forward Gate – Source Leakage	V _{GS} = 20V				100	nA
I _{GSS}	Reverse Gate – Source Leakage	V _{GS} = –20V				–100	
DYNAMIC CHARACTERISTICS							
C _{iss}	Input Capacitance	V _{GS} = 0			3700		pF
C _{oss}	Output Capacitance	V _{DS} = 25V			1100		
C _{rss}	Reverse Transfer Capacitance	f = 1MHz			200		
Q _g	Total Gate Charge ¹	V _{GS} = 10V I _D = 27A V _{DS} = 0.5BV _{DSS}		50		125	nC
Q _{gs}	Gate – Source Charge ¹	I _D = 27A		8		22	nC
Q _{gd}	Gate – Drain (“Miller”) Charge ¹	V _{DS} = 0.5BV _{DSS}		15		65	
t _{d(on)}	Turn–On Delay Time	V _{DD} = 50V				35	ns
t _r	Rise Time	I _D = 27A				190	
t _{d(off)}	Turn–Off Delay Time	R _G = 2.35Ω				170	
t _f	Fall Time					130	
SOURCE – DRAIN DIODE CHARACTERISTICS							
I _S	Continuous Source Current					27	A
I _{SM}	Pulse Source Current ²					108	
V _{SD}	Diode Forward Voltage	I _S = 27A T _J = 25°C V _{GS} = 0				1.8	V
t _{rr}	Reverse Recovery Time	I _F = 27A T _J = 25°C				500	ns
Q _{rr}	Reverse Recovery Charge	d _i / d _t ≤ 100A/μs V _{DD} ≤ 50V				2.9	μC
t _{on}	Forward Turn–On Time			Negligible			
PACKAGE CHARACTERISTICS							
L _D	Internal Drain Inductance (from centre of drain pad to die)				0.8		nH
L _S	Internal Source Inductance (from centre of source pad to end of source bond wire)				2.8		

Notes

- 1) Pulse Test: Pulse Width $\leq 300\text{ms}$, $\delta \leq 2\%$
- 2) Repetitive Rating – Pulse width limited by maximum junction temperature.