




## Power MOSFET

PRODUCT SUMMARY					
V <sub>DS</sub> (V)	60				
R <sub>DS(on)</sub> (Ω)	V <sub>GS</sub> = 10 V	0.014			
Q <sub>g</sub> (Max.) (nC)	160				
Q <sub>gs</sub> (nC)	48				
Q <sub>gd</sub> (nC)	54				
Configuration	Single				







### **FEATURES**

- Dynamic dV/dt Rating
- Isolated Central Mounting Hole
- 175 °C Operating Temperature
- Fast Switching
- · Ease of Paralleling
- Simple Drive Requirements
- Compliant to RoHS Directive 2002/95/EC

#### DESCRIPTION

Third generation Power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The TO-247AC package preferred for is commercial-industrial applications where higher power levels preclude the use of TO-220AB devices. The TO-247AC is similar but superior to the earlier TO-218 package because of its isolated mouting hole. It also provides greater creepage distance between pins to meet the requirements of most safety specifications.

ORDERING INFORMATION	
Package	TO-247AC
Lead (Pb)-free	IRFP054PbF
	SiHFP054-E3
SnPb	IRFP054
	SiHFP054

<b>ABSOLUTE MAXIMUM RATINGS</b> ( $T_C = 25 \text{ °C}$ , unless otherwise noted)							
PARAMETER			SYMBOL	LIMIT	UNIT		
Drain-Source Voltage			V <sub>DS</sub>	60	V		
Gate-Source Voltage			V <sub>GS</sub>	± 20			
Continuous Drain Current <sup>e</sup>	V <sub>GS</sub> at 10 V	$T_{C} = 25 \text{ °C}$ $T_{C} = 100 \text{ °C}$	- I <sub>D</sub> -	70			
Continuous Drain Current	VGS AL TO V	T <sub>C</sub> = 100 °C		64	А		
Pulsed Drain Current <sup>a</sup>			I <sub>DM</sub>	360			
Linear Derating Factor				1.5	W/°C		
Single Pulse Avalanche Energy <sup>b</sup>			E <sub>AS</sub>	373	mJ		
Maximum Power Dissipation	T <sub>C</sub> = 25 °C		PD	230	W		
Peak Diode Recovery dV/dt <sup>c</sup>			dV/dt	4.5	V/ns		
Operating Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>stg</sub>	- 55 to + 175	*0			
Soldering Recommendations (Peak Temperature) <sup>d</sup>	for 10 s			300	°C		
Mounting Torque	6-32 or M3 screw			10	lbf ⋅ in		
				1.1	N · m		

#### Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

- b.  $V_{DD} = 25 \text{ V}$ , starting  $T_J = 25 \text{ °C}$ , L = 92 µH,  $R_a = 25 \Omega$ ,  $I_{AS} = 90 \text{ A}$  (see fig. 12).
- c.  $I_{SD} \le 90$  A, dI/dt  $\le 200$  A/µs,  $V_{DD} \le V_{DS}$ ,  $T_J \le 175$  °C.
- d. 1.6 mm from case.
- e. Current limited by the package, (die current = 90 A).

\* Pb containing terminations are not RoHS compliant, exemptions may apply

Document Number: 91200 S11-0447-Rev. C, 14-Mar-11





Vishay Siliconix



THERMAL RESISTANCE RATI	NGS							
PARAMETER	SYMBOL	TYP.		MAX.		UNIT		
Maximum Junction-to-Ambient	R <sub>thJA</sub>	- 40						
Case-to-Sink, Flat, Greased Surface	R <sub>thCS</sub>	0.24 - - 0.65			°C/W			
Maximum Junction-to-Case (Drain)	R <sub>thJC</sub>							
<b>SPECIFICATIONS</b> ( $T_J = 25 \ ^{\circ}C$ , u	nless otherw	ise noted)						
PARAMETER	SYMBOL	TEST C	ONDITI	ONS	MIN.	TYP.	MAX.	UNIT
Static								
Drain-Source Breakdown Voltage	V <sub>DS</sub>	$V_{GS} = 0$	V, I <sub>D</sub> = 2	50 µA	60	-	-	V
V <sub>DS</sub> Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference to	o 25 °C,	I <sub>D</sub> = 1 mA	-	0.056	-	V/°C
Gate-Source Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS} = V_{GS}, I_{D} = 250 \ \mu A$			2.0	-	4.0	V
Gate-Source Leakage	I <sub>GSS</sub>	V <sub>GS</sub> = ± 20 V			-	-	± 100	nA
Zaura Orata Malta na Duain Orumant		$V_{DS} = 60 \text{ V}, V_{GS} = 0 \text{ V}$ $V_{DS} = 48 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 150 ^{\circ}\text{C}$		= 0 V	-	-	25	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>			-	-	250	μA	
Drain-Source On-State Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	١	<sub>D</sub> = 54 A <sup>b</sup>	-	-	0.014	Ω
Forward Transconductance	g <sub>fs</sub>	V <sub>DS</sub> = 25 V, I <sub>D</sub> = 54 A <sup>b</sup>			25	-	-	S
Dynamic								
Input Capacitance	C <sub>iss</sub>	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 25 V, f = 1.0 MHz, see fig. 5		-	4500	-	pF	
Output Capacitance	C <sub>oss</sub>			-	2000	-		
Reverse Transfer Capacitance	C <sub>rss</sub>			-	300	-		
Total Gate Charge	Qg			4 A, V <sub>DS</sub> = 48 V, fig. 6 and 13 <sup>b</sup>	-	-	160	nC
Gate-Source Charge	Q <sub>gs</sub>	V <sub>GS</sub> = 10 V	$I_D = 64$		-	-	48	
Gate-Drain Charge	Q <sub>gd</sub>		3661	ig. 0 and 15	-	-	54	
Turn-On Delay Time	t <sub>d(on)</sub>				-	20	-	
Rise Time	t <sub>r</sub>			64.4	-	160	-	
Turn-Off Delay Time	t <sub>d(off)</sub>	$V_{DD}$ = 30 V, I <sub>D</sub> = 64 A , R <sub>g</sub> = 6.2 Ω, R <sub>D</sub> = 0.45 Ω, see fig. 10 <sup>b</sup>		-	83	-	ns	
Fall Time	t <sub>f</sub>		g , j , j , , , , , , , , , , , , , , ,			150		-
Internal Drain Inductance	L <sub>D</sub>	Between lead, 6 mm (0.25") from package and center of die contact		-	5.0	-	νnΗ	
Internal Source Inductance	Ls			-	13	-		
Drain-Source Body Diode Characteristic	cs							
Continuous Source-Drain Diode Current	I <sub>S</sub>	MOSFET symbol showing the integral reverse p - n junction diode		-	-	70	A	
Pulsed Diode Forward Current <sup>a</sup>	I <sub>SM</sub>			-	-	360		
Body Diode Voltage	$V_{SD}$	$T_J = 25 \ ^{\circ}C, \ I_S = 90 \ A, \ V_{GS} = 0 \ V^b$			-	-	2.5	V
Body Diode Reverse Recovery Time	t <sub>rr</sub>	$T_J = 25 \text{ °C}, I_F = 6.4 \text{ A}, dI/dt = 100 \text{ A}/\mu\text{s}^b$		-	270	540	ns	
Body Diode Reverse Recovery Charge	Q <sub>rr</sub>			-	1.1	2.2	μC	
Forward Turn-On Time	t <sub>on</sub>	Intrinsic turn-on time is negligible (turn			i-on is doi	minated b	y L <sub>S</sub> and	L <sub>D</sub> )

#### Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. Pulse width  $\leq 300~\mu s;$  duty cycle  $\leq 2~\%.$ 

www.vishay.com 2 Document Number: 91200 S11-0447-Rev. C, 14-Mar-11



### TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics, T<sub>C</sub> = 25 °C




Fig. 3 - Typical Transfer Characteristics




Fig. 2 - Typical Output Characteristics,  $T_C = 175 \ ^{\circ}C$ 




Fig. 4 - Normalized On-Resistance vs. Temperature

www.vishay.com

Vishay Siliconix






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area

www.vishay.com 4 Document Number: 91200 S11-0447-Rev. C, 14-Mar-11



## Vishay Siliconix




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case

Vishay Siliconix






Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms





Fig. 12c - Maximum Avalanche Energy vs. Drain Current









Fig. 13b - Gate Charge Test Circuit

www.vishay.com 6 Document Number: 91200 S11-0447-Rev. C, 14-Mar-11





#### Peak Diode Recovery dV/dt Test Circuit



a.  $V_{GS} = 5 V$  for logic level devices

Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="https://www.vishay.com/ppg?91200">www.vishay.com/ppg?91200</a>.

Document Number: 91200 S11-0447-Rev. C, 14-Mar-11 www.vishay.com





## TO-247AC (High Voltage)

ECN: X13-0103-Rev. D, 01-Jul-13 DWG: 5971

### Notes

1. Dimensioning and tolerancing per ASME Y14.5M-1994.

2. Contour of slot optional.

 Dimension D and E do not include mold flash. Mold flash shall not exceed 0.127 mm (0.005") per side. These dimensions are measured at the outermost extremes of the plastic body.

4. Thermal pad contour optional with dimensions D1 and E1.

5. Lead finish uncontrolled in L1.

6. Ø P to have a maximum draft angle of 1.5 to the top of the part with a maximum hole diameter of 3.91 mm (0.154").

7. Outline conforms to JEDEC outline TO-247 with exception of dimension c.

8. Xian and Mingxin actually photo.





Vishay

## Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

# **Material Category Policy**

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as RoHS-Compliant fulfill the definitions and restrictions defined under Directive 2011/65/EU of The European Parliament and of the Council of June 8, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment (EEE) - recast, unless otherwise specified as non-compliant.

Please note that some Vishay documentation may still make reference to RoHS Directive 2002/95/EC. We confirm that all the products identified as being compliant to Directive 2002/95/EC conform to Directive 2011/65/EU.

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as Halogen-Free follow Halogen-Free requirements as per JEDEC JS709A standards. Please note that some Vishay documentation may still make reference to the IEC 61249-2-21 definition. We confirm that all the products identified as being compliant to IEC 61249-2-21 conform to JEDEC JS709A standards.