

# IRFP4310ZPbF

HEXFET® Power MOSFET


## Applications

- High Efficiency Synchronous Rectification in SMPS
- Uninterruptible Power Supply
- High Speed Power Switching
- Hard Switched and High Frequency Circuits


[www.DataSheet4U.com](http://www.DataSheet4U.com)

## Benefits

- Improved Gate, Avalanche and Dynamic dV/dt Ruggedness
- Fully Characterized Capacitance and Avalanche SOA
- Enhanced body diode dV/dt and dl/dt Capability
- Lead-Free



$V_{DSS}$	<b>100V</b>
$R_{DS(on)}$	typ. <b>4.8mΩ</b>
	max. <b>6.0mΩ</b>
$I_D$ (Silicon Limited)	<b>134A</b> ①
$I_D$ (Package Limited)	<b>120A</b>



G	D	S
Gate	Drain	Source

## Absolute Maximum Ratings

Symbol	Parameter	Max.	Units
$I_D$ @ $T_C = 25^\circ\text{C}$	Continuous Drain Current, $V_{GS} @ 10\text{V}$ (Silicon Limited)	134①	A
$I_D$ @ $T_C = 100^\circ\text{C}$	Continuous Drain Current, $V_{GS} @ 10\text{V}$ (Silicon Limited)	95	
$I_D$ @ $T_C = 25^\circ\text{C}$	Continuous Drain Current, $V_{GS} @ 10\text{V}$ (Wire Bond Limited)	120	
$I_{DM}$	Pulsed Drain Current ②	560	
$P_D @ T_C = 25^\circ\text{C}$	Maximum Power Dissipation	280	W
	Linear Derating Factor	1.9	$\text{W}/^\circ\text{C}$
$V_{GS}$	Gate-to-Source Voltage	$\pm 20$	V
$dv/dt$	Peak Diode Recovery ④	18	$\text{V}/\text{ns}$
$T_J$	Operating Junction and	-55 to + 175	$^\circ\text{C}$
$T_{STG}$	Storage Temperature Range		
	Soldering Temperature, for 10 seconds (1.6mm from case)		
	Mounting torque, 6-32 or M3 screw	10lb·in (1.1N·m)	

## Avalanche Characteristics

$E_{AS}$ (Thermally limited)	Single Pulse Avalanche Energy ③	130	mJ
$I_{AR}$	Avalanche Current ②	See Fig. 14, 15, 22a, 22b,	A
$E_{AR}$	Repetitive Avalanche Energy ⑤		

## Thermal Resistance

Symbol	Parameter	Typ.	Max.	Units
$R_{θJC}$	Junction-to-Case ⑥	—	0.54	$^\circ\text{C/W}$
$R_{θCS}$	Case-to-Sink, Flat Greased Surface	0.24	—	
$R_{θJA}$	Junction-to-Ambient ⑥	—	40	

**Static @  $T_J = 25^\circ\text{C}$  (unless otherwise specified)**

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(\text{BR})\text{DSS}}$	Drain-to-Source Breakdown Voltage	100	—	—	V	$V_{GS} = 0V, I_D = 250\mu\text{A}$
$\Delta V_{(\text{BR})\text{DSS}}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	0.11	—	V/ $^\circ\text{C}$	Reference to $25^\circ\text{C}, I_D = 5\text{mA}$ ②
$R_{DS(\text{on})}$	Static Drain-to-Source On-Resistance	—	4.8	6.0	$\text{m}\Omega$	$V_{GS} = 10V, I_D = 75\text{A}$ ⑤
$V_{GS(\text{th})}$	Gate Threshold Voltage	2.0	—	4.0	V	$V_{DS} = V_{GS}, I_D = 150\mu\text{A}$
$I_{\text{DSS}}$	Drain-to-Source Leakage Current	—	—	20	$\mu\text{A}$	$V_{DS} = 100V, V_{GS} = 0V$
		—	—	250	$\mu\text{A}$	$V_{DS} = 80V, V_{GS} = 0V, T_J = 125^\circ\text{C}$
$I_{GSS}$	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{GS} = 20V$
	Gate-to-Source Reverse Leakage	—	—	-100	nA	$V_{GS} = -20V$
$R_G$	Internal Gate Resistance	—	0.7	—	$\Omega$	

**Dynamic @  $T_J = 25^\circ\text{C}$  (unless otherwise specified)**

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
$g_{fs}$	Forward Transconductance	150	—	—	S	$V_{DS} = 50V, I_D = 75\text{A}$
$Q_g$	Total Gate Charge	—	120	170	nC	$I_D = 75\text{A}$
$Q_{gs}$	Gate-to-Source Charge	—	29	—		$V_{DS} = 50V$
$Q_{gd}$	Gate-to-Drain ("Miller") Charge	—	35	—		$V_{GS} = 10V$ ⑤
$Q_{\text{sync}}$	Total Gate Charge Sync. ( $Q_g - Q_{gd}$ )	—	85	—		$I_D = 75\text{A}, V_{DS} = 0V, V_{GS} = 10V$
$t_{d(on)}$	Turn-On Delay Time	—	20	—	ns	$V_{DD} = 65V$
$t_r$	Rise Time	—	60	—		$I_D = 75\text{A}$
$t_{d(off)}$	Turn-Off Delay Time	—	55	—		$R_G = 2.7\Omega$
$t_f$	Fall Time	—	57	—		$V_{GS} = 10V$ ⑤
$C_{iss}$	Input Capacitance	—	6860	—	pF	$V_{GS} = 0V$
$C_{oss}$	Output Capacitance	—	490	—		$V_{DS} = 50V$
$C_{rss}$	Reverse Transfer Capacitance	—	220	—		$f = 1.0\text{MHz}$ , See Fig. 5
$C_{oss \text{ eff. (ER)}}$	Effective Output Capacitance (Energy Related)	—	570	—		$V_{GS} = 0V, V_{DS} = 0V \text{ to } 80V$ ⑦, See Fig. 11
$C_{oss \text{ eff. (TR)}}$	Effective Output Capacitance (Time Related)⑥	—	920	—		$V_{GS} = 0V, V_{DS} = 0V \text{ to } 80V$ ⑥


**Diode Characteristics**

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
$I_s$	Continuous Source Current (Body Diode)	—	—	134①	A	MOSFET symbol showing the integral reverse p-n junction diode.
$I_{SM}$	Pulsed Source Current (Body Diode) ②	—	—	560	A	
$V_{SD}$	Diode Forward Voltage	—	—	1.3	V	$T_J = 25^\circ\text{C}, I_s = 75\text{A}, V_{GS} = 0V$ ⑤
$t_{rr}$	Reverse Recovery Time	—	40	—	ns	$T_J = 25^\circ\text{C}$ $V_R = 85V$ ,
		—	49	—		$T_J = 125^\circ\text{C}$ $I_F = 75\text{A}$
$Q_{rr}$	Reverse Recovery Charge	—	58	—	nC	$T_J = 25^\circ\text{C}$ $\text{di}/\text{dt} = 100\text{A}/\mu\text{s}$ ⑤
		—	89	—		$T_J = 125^\circ\text{C}$
$I_{RRM}$	Reverse Recovery Current	—	2.5	—	A	$T_J = 25^\circ\text{C}$
$t_{on}$	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				


**Notes:**

- ① Calculated continuous current based on maximum allowable junction temperature. Bond wire current limit is 120A. Note that current limitations arising from heating of the device leads may occur with some lead mounting arrangements.
- ② Repetitive rating; pulse width limited by max. junction temperature.
- ③ Limited by  $T_{J\text{max}}$ , starting  $T_J = 25^\circ\text{C}$ ,  $L = 0.047\text{mH}$   $R_G = 25\Omega$ ,  $I_{AS} = 75\text{A}$ ,  $V_{GS} = 10V$ . Part not recommended for use above the Eas value and test conditions.
- ④  $I_{SD} \leq 75\text{A}$ ,  $\text{di}/\text{dt} \leq 600\text{A}/\mu\text{s}$ ,  $V_{DD} \leq V_{(\text{BR})\text{DSS}}$ ,  $T_J \leq 175^\circ\text{C}$ .


- ⑤ Pulse width  $\leq 400\mu\text{s}$ ; duty cycle  $\leq 2\%$ .
- ⑥  $C_{oss \text{ eff. (TR)}}$  is a fixed capacitance that gives the same charging time as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 80%  $V_{DSS}$ .
- ⑦  $C_{oss \text{ eff. (ER)}}$  is a fixed capacitance that gives the same energy as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 80%  $V_{DSS}$ .
- ⑧  $R_\theta$  is measured at  $T_J$  approximately  $90^\circ\text{C}$




**Fig 1.** Typical Output Characteristics




**Fig 2.** Typical Output Characteristics




**Fig 3.** Typical Transfer Characteristics




**Fig 4.** Normalized On-Resistance vs. Temperature




**Fig 5.** Typical Capacitance vs. Drain-to-Source Voltage  
[www.irf.com](http://www.irf.com)




**Fig 6.** Typical Gate Charge vs. Gate-to-Source Voltage  
[www.DataSheet4U.com](http://www.DataSheet4U.com)




**Fig 7.** Typical Source-Drain Diode Forward Voltage




**Fig 8.** Maximum Safe Operating Area




**Fig 9.** Maximum Drain Current vs. Case Temperature



**Fig 10.** Drain-to-Source Breakdown Voltage



**Fig 11.** Typical  $C_{OSS}$  Stored Energy



**Fig 12.** Maximum Avalanche Energy Vs. Drain Current




Fig 13. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 14. Typical Avalanche Current vs.Pulsewidth




Fig 15. Maximum Avalanche Energy vs. Temperature






Notes on Repetitive Avalanche Curves , Figures 14, 15:  
 (For further info, see AN-1005 at [www.irf.com](http://www.irf.com))

1. Avalanche failures assumption:  
 Purely a thermal phenomenon and failure occurs at a temperature far in excess of  $T_{jmax}$ . This is validated for every part type.
  2. Safe operation in Avalanche is allowed as long as  $T_{jmax}$  is not exceeded.
  3. Equation below based on circuit and waveforms shown in Figures 16a, 16b.
  4.  $P_{D(ave)}$  = Average power dissipation per single avalanche pulse.
  5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
  6.  $I_{av}$  = Allowable avalanche current.
  7.  $\Delta T$  = Allowable rise in junction temperature, not to exceed  $T_{jmax}$  (assumed as  $25^\circ\text{C}$  in Figure 14).
- $t_{av}$  = Average time in avalanche.  
 $D$  = Duty cycle in avalanche =  $t_{av} \cdot f$   
 $Z_{thJC}(D, t_{av})$  = Transient thermal resistance, see Figures 13

$$P_{D(ave)} = 1/2 (1.3 \cdot BV \cdot I_{av}) = \Delta T / Z_{thJC}$$

$$I_{av} = 2\Delta T / [1.3 \cdot BV \cdot Z_{th}]$$

$$E_{AS(AR)} = P_{D(ave)} \cdot t_{av}$$

**Fig. 16.** Threshold Voltage Vs. Temperature**Fig. 17 -** Typical Recovery Current vs.  $di_f/dt$ **Fig. 18 -** Typical Recovery Current vs.  $di_f/dt$ **Fig. 19 -** Typical Stored Charge vs.  $di_f/dt$ **Fig. 20 -** Typical Stored Charge vs.  $di_f/dt$





Fig 21. Diode Reverse Recovery Test Circuit for HEXFET® Power MOSFETs




Fig 22a. Unclamped Inductive Test Circuit




Fig 22b. Unclamped Inductive Waveforms




Fig 23a. Switching Time Test Circuit




Fig 23b. Switching Time Waveforms




Fig 24a. Gate Charge Test Circuit





Fig 24b. Gate Charge Waveform

## TO-247AC Package Outline

Dimensions are shown in millimeters (inches)



## NOTES:

1. DIMENSIONING AND TOLERANCING AS PER ASME Y14.5M 1994.
2. DIMENSIONS ARE SHOWN IN INCHES.
3. CONTOUR OF SLOT OPTIONAL.
4. DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005" (0.127) PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
5. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS D1 & E1.
6. LEAD FINISH UNCONTROLLED IN L1.
7. ØP TO HAVE A MAXIMUM DRAFT ANGLE OF 1.5° TO THE TOP OF THE PART WITH A MAXIMUM HOLE DIAMETER OF .154 INCH.
8. OUTLINE CONFORMS TO JEDEC OUTLINE TO-247AC.

SYMBOL	DIMENSIONS		NOTES	
	INCHES			
	MIN.	MAX.		
A	.183	.209	4.65	
A1	.087	.102	2.21	
A2	.059	.098	1.50	
b	.039	.055	0.99	
b1	.039	.053	1.35	
b2	.065	.094	1.65	
b3	.065	.092	1.65	
b4	.102	.135	2.59	
b5	.102	.133	2.59	
c	.015	.035	0.38	
c1	.015	.033	0.38	
D	.776	.815	19.71	
D1	.515	—	13.08	
D2	.020	.053	0.51	
E	.602	.625	15.29	
E1	.530	—	13.46	
E2	.178	.216	4.52	
e	.215 BSC		5.46 BSC	
Øk	.010		0.25	
L	.559	.634	14.20	
L1	.146	.169	3.71	
ØP	.140	.144	3.56	
ØP1	—	.291	3.66	
Q	.209	.224	7.39	
S	.217 BSC		5.69	
			5.51 BSC	

LEAD ASSIGNMENTSHEXFET

- 1.- GATE
- 2.- DRAIN
- 3.- SOURCE
- 4.- DRAIN

IGBTs, CoPACK

- 1.- GATE
- 2.- COLLECTOR
- 3.- Emitter
- 4.- COLLECTOR


DIODES

- 1.- ANODE/OPEN
- 2.- CATHODE
- 3.- ANODE

## TO-247AC Part Marking Information

EXAMPLE: THIS IS AN IRFPE30  
WITH ASSEMBLY  
LOT CODE 5657  
ASSEMBLED ON WW 35, 2001  
IN THE ASSEMBLY LINE "H"

Note: "P" in assembly line position  
indicates "Lead-Free"



TO-247AC packages are not recommended for Surface Mount Application.

Note: For the most current drawing please refer to IR website at <http://www.irf.com/package/>

Data and specifications subject to change without notice.  
This product has been designed and qualified for the Industrial market.  
Qualification Standards can be found on IR's Web site.

International  
**IR** Rectifier

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105  
TAC Fax: (310) 252-7903

Visit us at [www.irf.com](http://www.irf.com) for sales contact information. 3/08  
www.DataSheet4U.com  
www.IIR.com