


# IRFS4620PbF IRFSL4620PbF

HEXFET® Power MOSFET

## Applications


- High Efficiency Synchronous Rectification in SMPS
- Uninterruptible Power Supply
- High Speed Power Switching
- Hard Switched and High Frequency Circuits



<b>V<sub>DSS</sub></b>	<b>200V</b>
<b>R<sub>DS(on)</sub></b>	<b>typ.</b> <b>63.7mΩ</b>
	<b>max.</b> <b>77.5mΩ</b>
<b>I<sub>D</sub></b>	<b>24A</b>

## Benefits

- Improved Gate, Avalanche and Dynamic dV/dt Ruggedness
- Fully Characterized Capacitance and Avalanche SOA
- Enhanced body diode dV/dt and dI/dt Capability
- Lead-Free



G	D	S
Gate	Drain	Source

## Absolute Maximum Ratings

Symbol	Parameter	Max.	Units
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	24	A
I <sub>D</sub> @ T <sub>C</sub> = 100°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	17	
I <sub>DM</sub>	Pulsed Drain Current ①	100	
P <sub>D</sub> @ T <sub>C</sub> = 25°C	Maximum Power Dissipation	144	W
	Linear Derating Factor	0.96	W/°C
V <sub>GS</sub>	Gate-to-Source Voltage	± 20	V
dv/dt	Peak Diode Recovery ③	54	V/ns
T <sub>J</sub>	Operating Junction and	-55 to + 175	°C
T <sub>STG</sub>	Storage Temperature Range		
	Soldering Temperature, for 10 seconds (1.6mm from case)	300	

## Avalanche Characteristics

E <sub>AS</sub> (Thermally limited)	Single Pulse Avalanche Energy ②	113	mJ
I <sub>AR</sub>	Avalanche Current ①	See Fig. 14, 15, 22a, 22b,	A
E <sub>AR</sub>	Repetitive Avalanche Energy ①		mJ

## Thermal Resistance

Symbol	Parameter	Typ.	Max.	Units
R <sub>θJC</sub>	Junction-to-Case ④	—	1.045	°C/W
R <sub>θJA</sub>	Junction-to-Ambient (PCB Mount) ⑦	—	40	

**Static @  $T_J = 25^\circ\text{C}$  (unless otherwise specified)**

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(\text{BR})\text{DSS}}$	Drain-to-Source Breakdown Voltage	200	—	—	V	$V_{GS} = 0V, I_D = 250\mu\text{A}$
$\Delta V_{(\text{BR})\text{DSS}}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	0.23	—	V/ $^\circ\text{C}$	Reference to $25^\circ\text{C}, I_D = 5\text{mA}$ ①
$R_{DS(\text{on})}$	Static Drain-to-Source On-Resistance	—	63.7	77.5	$\text{m}\Omega$	$V_{GS} = 10V, I_D = 15\text{A}$ ④
$V_{GS(\text{th})}$	Gate Threshold Voltage	3.0	—	5.0	V	$V_{DS} = V_{GS}, I_D = 100\mu\text{A}$
$I_{\text{DSS}}$	Drain-to-Source Leakage Current	—	—	20	$\mu\text{A}$	$V_{DS} = 200V, V_{GS} = 0V$
		—	—	250	$\mu\text{A}$	$V_{DS} = 200V, V_{GS} = 0V, T_J = 125^\circ\text{C}$
$I_{GSS}$	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{GS} = 20V$
	Gate-to-Source Reverse Leakage	—	—	-100	nA	$V_{GS} = -20V$
$R_{G(\text{int})}$	Internal Gate Resistance	—	2.6	—	$\Omega$	

**Dynamic @  $T_J = 25^\circ\text{C}$  (unless otherwise specified)**

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
$g_{fs}$	Forward Transconductance	37	—	—	S	$V_{DS} = 50V, I_D = 15\text{A}$
$Q_g$	Total Gate Charge	—	25	38		$I_D = 15\text{A}$
$Q_{gs}$	Gate-to-Source Charge	—	8.2	—	nC	$V_{DS} = 100V$
$Q_{gd}$	Gate-to-Drain ("Miller") Charge	—	7.9	—		$V_{GS} = 10V$ ④
$Q_{\text{sync}}$	Total Gate Charge Sync. ( $Q_g - Q_{gd}$ )	—	17	—		$I_D = 15\text{A}, V_{DS} = 0V, V_{GS} = 10V$
$t_{d(on)}$	Turn-On Delay Time	—	13.4	—		$V_{DD} = 130V$
$t_r$	Rise Time	—	22.4	—	ns	$I_D = 15\text{A}$
$t_{d(off)}$	Turn-Off Delay Time	—	25.4	—		$R_G = 7.3\Omega$
$t_f$	Fall Time	—	14.8	—		$V_{GS} = 10V$ ④
$C_{iss}$	Input Capacitance	—	1710	—		$V_{GS} = 0V$
$C_{oss}$	Output Capacitance	—	125	—	pF	$V_{DS} = 50V$
$C_{rss}$	Reverse Transfer Capacitance	—	30	—		$f = 1.0\text{MHz}$ (See Fig.5)
$C_{oss \text{ eff. (ER)}}$	Effective Output Capacitance (Energy Related) ⑥	—	113	—		$V_{GS} = 0V, V_{DS} = 0V \text{ to } 160V$ ⑥ (See Fig.11)
$C_{oss \text{ eff. (TR)}}$	Effective Output Capacitance (Time Related) ⑤	—	317	—		$V_{GS} = 0V, V_{DS} = 0V \text{ to } 160V$ ⑤

**Diode Characteristics**

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
$I_s$	Continuous Source Current (Body Diode)	—	—	24	A	MOSFET symbol showing the integral reverse p-n junction diode.
$I_{sM}$	Pulsed Source Current (Body Diode) ①	—	—	100		
$V_{SD}$	Diode Forward Voltage	—	—	1.3	V	$T_J = 25^\circ\text{C}, I_S = 15\text{A}, V_{GS} = 0V$ ④
$t_{rr}$	Reverse Recovery Time	—	78	—	ns	$T_J = 25^\circ\text{C} \quad V_R = 100V,$
		—	99	—		$T_J = 125^\circ\text{C} \quad I_F = 15\text{A}$
$Q_{rr}$	Reverse Recovery Charge	—	294	—	nC	$T_J = 25^\circ\text{C} \quad \text{di/dt} = 100\text{A}/\mu\text{s}$ ④
		—	432	—		$T_J = 125^\circ\text{C}$
$I_{RRM}$	Reverse Recovery Current	—	7.6	—	A	$T_J = 25^\circ\text{C}$
$t_{on}$	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

**Notes:**

① Repetitive rating; pulse width limited by max. junction temperature.

② Limited by  $T_{J\max}$ , starting  $T_J = 25^\circ\text{C}$ ,  $L = 1.0\text{mH}$

$R_G = 25\Omega, I_{AS} = 15\text{A}, V_{GS} = 10V$ . Part not recommended for use above this value .

③  $I_{SD} \leq 15\text{A}$ ,  $\text{di/dt} \leq 634\text{A}/\mu\text{s}$ ,  $V_{DD} \leq V_{(\text{BR})\text{DSS}}$ ,  $T_J \leq 175^\circ\text{C}$ .


④ Pulse width  $\leq 400\mu\text{s}$ ; duty cycle  $\leq 2\%$ .

⑤  $C_{oss \text{ eff. (TR)}}$  is a fixed capacitance that gives the same charging time as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 80%  $V_{DSS}$ .


⑥  $C_{oss \text{ eff. (ER)}}$  is a fixed capacitance that gives the same energy as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 80%  $V_{DSS}$ .

⑦ When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994.


⑧  $R_\theta$  is measured at  $T_J$  approximately  $90^\circ\text{C}$



**Fig 1.** Typical Output Characteristics




**Fig 2.** Typical Output Characteristics




www.DataSheet4U.com  $V_{GS}$ : Gate-to-Source Voltage (V)


**Fig 3.** Typical Transfer Characteristics




**Fig 4.** Normalized On-Resistance vs. Temperature




**Fig 5.** Typical Capacitance vs. Drain-to-Source Voltage




**Fig 6.** Typical Gate Charge vs. Gate-to-Source Voltage




**Fig 7.** Typical Source-Drain Diode Forward Voltage




**Fig 9.** Maximum Drain Current vs. Case Temperature




**Fig 11.** Typical Coss Stored Energy



**Fig 8.** Maximum Safe Operating Area



**Fig 10.** Drain-to-Source Breakdown Voltage



**Fig 12.** Maximum Avalanche Energy vs. Drain Current




Fig 13. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 14. Typical Avalanche Current vs.Pulsewidth




Fig 15. Maximum Avalanche Energy vs. Temperature




Notes on Repetitive Avalanche Curves , Figures 14, 15:  
 (For further info, see AN-1005 at [www.irf.com](http://www.irf.com))

1. Avalanche failures assumption:  
 Purely a thermal phenomenon and failure occurs at a temperature far in excess of  $T_{jmax}$ . This is validated for every part type.
2. Safe operation in Avalanche is allowed as long as  $T_{jmax}$  is not exceeded.
3. Equation below based on circuit and waveforms shown in Figures 16a, 16b.
4.  $P_{D(ave)}$  = Average power dissipation per single avalanche pulse.
5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
6.  $I_{av}$  = Allowable avalanche current.
7.  $\Delta T$  = Allowable rise in junction temperature, not to exceed  $T_{jmax}$  (assumed as  $25^{\circ}C$  in Figure 14, 15).
- $t_{av}$  = Average time in avalanche.
- $D$  = Duty cycle in avalanche =  $t_{av} \cdot f$
- $Z_{thJC}(D, t_{av})$  = Transient thermal resistance, see Figures 13



$$P_{D(ave)} = 1/2 (1.3 \cdot BV \cdot I_{av}) = \Delta T / Z_{thJC}$$



$$I_{av} = 2\Delta T / [1.3 \cdot BV \cdot Z_{th}]$$

$$E_{AS(AR)} = P_{D(ave)} \cdot t_{av}$$


**Fig. 16.** Threshold Voltage vs. Temperature**Fig. 17 -** Typical Recovery Current vs.  $di_F/dt$ 

www.DataSheet4U.com


**Fig. 18 -** Typical Recovery Current vs.  $di_F/dt$ **Fig. 19 -** Typical Stored Charge vs.  $di_F/dt$ **Fig. 20 -** Typical Stored Charge vs.  $di_F/dt$




**Fig 21. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs**




**Fig 22a. Unclamped Inductive Test Circuit**




**Fig 22b. Unclamped Inductive Waveforms**




**Fig 23a. Switching Time Test Circuit**



**Fig 23b. Switching Time Waveforms**




**Fig 24a. Gate Charge Test Circuit**



**Fig 24b. Gate Charge Waveform**

D<sup>2</sup>Pak (TO-263AB) Package Outline

Dimensions are shown in millimeters (inches)



SYMBOL	DIMENSIONS		NOTES
	MILLIMETERS	INCHES	
	MIN.	MAX.	
A	4.06	.160	.190
A1	0.00	.0254	.000 .010
b	0.51	0.99	.020 .039
b1	0.51	0.89	.020 .035
b2	1.14	1.78	.045 .070
b3	1.14	1.73	.045 .068
c	0.38	0.74	.015 .029
c1	0.38	0.58	.015 .023
c2	1.14	1.65	.045 .065
D	8.38	9.65	.330 .380
D1	6.86	—	.270
E	9.65	10.67	.380 .420
E1	6.22	—	.245
e	2.54 BSC	.100 BSC	
H	14.61	15.88	.575 .625
L	1.78	2.79	.070 .110
L1	—	1.65	— .066
L2	1.27	1.78	— .070
L3	0.25 BSC	.010 BSC	
L4	4.78	5.28	.188 .208

## LEAD ASSIGNMENTS

## HEXFET

- 1.- GATE
- 
- 2, 4.- DRAIN
- 
- 3.- SOURCE

## IGBTs, CoPACK

- 1.- GATE
- 
- 2, 4.- COLLECTOR
- 
- 3.- Emitter

## DIODES


- 1.- ANODE \*
- 
- 2, 4.- CATHODE
- 
- 3.- ANODE

\* PART DEPENDENT.


D<sup>2</sup>Pak (TO-263AB) Part Marking Information

EXAMPLE: THIS IS AN IRF530S WITH  
 LOT CODE 8024  
 ASSEMBLED ON WW 02, 2000  
 IN THE ASSEMBLY LINE "L"

Note: "P" in assembly line position  
 indicates "Lead - Free"




OR



Note: For the most current drawing please refer to IR website at <http://www.irf.com/package/>

## TO-262 Package Outline

Dimensions are shown in millimeters (inches)



NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
3. DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.127 [.005"] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY.
4. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSION E, L1, D1 & E1.
5. DIMENSION B1 AND C1 APPLY TO BASE METAL ONLY.
6. CONTROLLING DIMENSION: INCH.
7. OUTLINE CONFORM TO JEDEC TO-262 EXCEPT A1(max.), b(min.) AND D1(min.) WHERE DIMENSIONS DERIVED THE ACTUAL PACKAGE OUTLINE.

SYMBOL	DIMENSIONS		NOTES
	MILLIMETERS	INCHES	
	MIN.	MAX.	
A	4.06	.160	.190
A1	2.03	.080	.119
b	0.51	.020	.039
b1	0.51	.020	.035
b2	1.14	.045	.070
b3	1.14	.045	.068
c	0.38	.015	.029
c1	0.38	.015	.023
c2	1.14	.045	.065
D	8.38	.330	.380
D1	6.86	.270	—
E	9.65	.380	.420
E1	6.22	.245	3,4
e	2.54 BSC	.100 BSC	4
L	13.46	.530	.556
L1	—	.165	.065
L2	3.56	.140	.146

LEAD ASSIGNMENTS

HEXFET

- 1.- GATE
- 2.- DRAIN
- 3.- SOURCE
- 4.- DRAIN

IGBTs, CoPACK


- 1.- GATE
- 2.- COLLECTOR
- 3.- Emitter
- 4.- COLLECTOR

## TO-262 Part Marking Information


EXAMPLE: THIS IS AN IRL3103L  
www.DataSheet4U.com

LOT CODE 1789  
ASSEMBLED ON WW 19, 1997  
IN THE ASSEMBLY LINE 'C'

Note: "P" in assembly line position indicates "Lead - Free"




OR



Note: For the most current drawing please refer to IR website at <http://www.irf.com/package/>

D<sup>2</sup>Pak (TO-263AB) Tape & Reel Information

Dimensions are shown in millimeters (inches)



www.DataSheet4U.com

Note: For the most current drawing please refer to IR website at <http://www.irf.com/package/>

Data and specifications subject to change without notice.  
 This product has been designed and qualified for the Industrial market.  
 Qualification Standards can be found on IR's Web site.

International  
**IR** Rectifier

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105  
 TAC Fax: (310) 252-7903

Visit us at [www.irf.com](http://www.irf.com) for sales contact information. 12/2008  
[www.irf.com](http://www.irf.com)