

International  
**IR** Rectifier

PD - 94057B


**IRHQ567110**

**RADIATION HARDENED 100V, Combination 2N-2P-CHANNEL  
POWER MOSFET  
SURFACE MOUNT (LCC-28)**

**RAD-Hard™ HEXFET®  
R5 TECHNOLOGY**

**Product Summary**

Part Number	Radiation Level	RDS(on)	Id	CHANNEL
IRHQ567110	100K Rads (Si)	0.27Ω	4.6A	N
IRHQ563110	300K Rads (Si)	0.29Ω	4.6A	N
IRHQ567110	100K Rads (Si)	0.96Ω	-2.8A	P
IRHQ563110	300K Rads (Si)	0.98Ω	-2.8A	P



International Rectifier's RAD-Hard™ HEXFET® MOSFET Technology provides high performance power MOSFETs for space applications. This technology has over a decade of proven performance and reliability in satellite applications. These devices have been characterized for both Total Dose and Single Event Effects (SEE). The combination of low RDS(on) and low gate charge reduces the power losses in switching applications such as DC to DC converters and motor control. These devices retain all of the well established advantages of MOSFETs such as voltage control, fast switching, ease of paralleling and temperature stability of electrical parameters.

**Features:**

- Single Event Effect (SEE) Hardened
- Low RDS(on)
- Low Total Gate Charge
- Proton Tolerant
- Simple Drive Requirements
- Ease of Paralleling
- Hermetically Sealed
- Ceramic Package
- Surface Mount
- Light Weight

**Absolute Maximum Ratings ( Per Die)****Pre-Irradiation**

	Parameter	N-Channel	P-Channel	Units
ID @ VGS = ±12V, TC = 25°C	Continuous Drain Current	4.6	-2.8	A
ID @ VGS = ±12V, TC = 100°C	Continuous Drain Current	2.9	-1.8	
IDM	Pulsed Drain Current ①	18.4	-11.2	
PD @ TC = 25°C	Max. Power Dissipation	12	12	W
	Linear Derating Factor	0.1	0.1	W/°C
VGS	Gate-to-Source Voltage	±20	±20	V
EAS	Single Pulse Avalanche Energy	47 ②	70 ⑦	mJ
IAR	Avalanche Current ①	4.6	-2.8	A
EAR	Repetitive Avalanche Energy ①	1.2	1.2	mJ
dv/dt	Peak Diode Recovery dv/dt	6.1 ③	7.1 ⑧	V/ns
TJ	Operating Junction	-55 to 150		°C
TSTG	Storage Temperature Range			
	Pckg. Mounting Surface Temp.	300 (for 5s)		
	Weight	0.89 (Typical)		g

For footnotes refer to the last page

**Electrical Characteristics For Each N-Channel Device @ T<sub>J</sub> = 25°C (Unless Otherwise Specified)**

	Parameter	Min	Typ	Max	Units	Test Conditions
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	100	—	—	V	V <sub>GS</sub> = 0V, I <sub>D</sub> = 1.0mA
ΔBV <sub>DSS</sub> /ΔT <sub>J</sub>	Temperature Coefficient of Breakdown Voltage	—	0.13	—	V/°C	Reference to 25°C, I <sub>D</sub> = 1.0mA
R <sub>DS(on)</sub>	Static Drain-to-Source On-State Resistance	—	—	0.31	Ω	V <sub>GS</sub> = 12V, I <sub>D</sub> = 4.6A ④ V <sub>GS</sub> = 12V, I <sub>D</sub> = 2.9A
		—	—	0.27		
V <sub>GS(th)</sub>	Gate Threshold Voltage	2.0	—	4.0	V	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 1.0mA
g <sub>fs</sub>	Forward Transconductance	3.3	—	—	S (r)	V <sub>DS</sub> > 15V, I <sub>DS</sub> = 2.9A ④
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	—	—	10	μA	V <sub>DS</sub> = 80V, V <sub>GS</sub> = 0V
		—	—	25		V <sub>DS</sub> = 80V, V <sub>GS</sub> = 0V, T <sub>J</sub> = 125°C
I <sub>GSS</sub>	Gate-to-Source Leakage Forward	—	—	100	nA	V <sub>GS</sub> = 20V
I <sub>GSS</sub>	Gate-to-Source Leakage Reverse	—	—	-100		V <sub>GS</sub> = -20V
Q <sub>g</sub>	Total Gate Charge	—	—	13	nC	V <sub>GS</sub> = 12V, I <sub>D</sub> = 4.6A V <sub>DS</sub> = 50V
Q <sub>gs</sub>	Gate-to-Source Charge	—	—	4.0		
Q <sub>gd</sub>	Gate-to-Drain ("Miller") Charge	—	—	3.9		
t <sub>d(on)</sub>	Turn-On Delay Time	—	—	20	ns	V <sub>DD</sub> = 50V, I <sub>D</sub> = 4.6A, V <sub>GS</sub> = 12V, R <sub>G</sub> = 7.5Ω
t <sub>r</sub>	Rise Time	—	—	24		
t <sub>d(off)</sub>	Turn-Off Delay Time	—	—	32		
t <sub>f</sub>	Fall Time	—	—	90		
LS + LD	Total Inductance	—	6.1	—	nH	Measured from the center of drain pad to center of source pad
C <sub>iss</sub>	Input Capacitance	—	371	—	pF	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 25V f = 1.0MHz
C <sub>oss</sub>	Output Capacitance	—	108	—		
C <sub>rss</sub>	Reverse Transfer Capacitance	—	3.0	—		

**Source-Drain Diode Ratings and Characteristics (Per Die)**

	Parameter	Min	Typ	Max	Units	Test Conditions
I <sub>S</sub>	Continuous Source Current (Body Diode)	—	—	4.6	A	T <sub>J</sub> = 25°C, I <sub>S</sub> = 4.6A, V <sub>GS</sub> = 0V ④
I <sub>SM</sub>	Pulse Source Current (Body Diode) ①	—	—	18.4		
V <sub>SD</sub>	Diode Forward Voltage	—	—	1.2	V	T <sub>J</sub> = 25°C, I <sub>F</sub> = 4.6A, di/dt ≤ 100A/μs
t <sub>rr</sub>	Reverse Recovery Time	—	—	173	nS	V <sub>DD</sub> ≤ 50V ④
Q <sub>RR</sub>	Reverse Recovery Charge	—	—	863	nC	
t <sub>on</sub>	Forward Turn-On Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by LS + LD.				

**Thermal Resistance (Per Die)**

	Parameter	Min	Typ	Max	Units	Test Conditions
R <sub>thJC</sub>	Junction-to-Case	—	—	11.8	°C/W	Typical socket mount
R <sub>thJA</sub>	Junction-to-Ambient	—	—	60		

Note: Corresponding Spice and Saber models are available on the G&S Website.

For footnotes refer to the last page

**Electrical Characteristics For Each P-Channel Device @ T<sub>j</sub> = 25°C (Unless Otherwise Specified)**

	Parameter	Min	Typ	Max	Units	Test Conditions
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	-100	—	—	V	V <sub>GS</sub> = 0V, I <sub>D</sub> = -1.0mA
ΔBV <sub>DSS</sub> /ΔT <sub>J</sub>	Temperature Coefficient of Breakdown Voltage	—	-0.13	—	V/°C	Reference to 25°C, I <sub>D</sub> = -1.0mA
R <sub>DS(on)</sub>	Static Drain-to-Source On-State Resistance	—	—	1.2	Ω	V <sub>GS</sub> = -12V, I <sub>D</sub> = -2.8A ④
		—	—	0.96		V <sub>GS</sub> = -12V, I <sub>D</sub> = -1.8A
V <sub>GS(th)</sub>	Gate Threshold Voltage	-2.0	—	-4.0	V	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = -1.0mA
g <sub>fs</sub>	Forward Transconductance	1.9	—	—	S (r)	V <sub>DS</sub> > -15V, I <sub>DS</sub> = -1.8A ④
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	—	—	-10	μA	V <sub>DS</sub> = -80V, V <sub>GS</sub> = 0V
		—	—	-25		V <sub>DS</sub> = -80V, V <sub>GS</sub> = 0V, T <sub>J</sub> = 125°C
I <sub>GSS</sub>	Gate-to-Source Leakage Forward	—	—	-100	nA	V <sub>GS</sub> = -20V
I <sub>GSS</sub>	Gate-to-Source Leakage Reverse	—	—	100		V <sub>GS</sub> = 20V
Q <sub>g</sub>	Total Gate Charge	—	—	11	nC	V <sub>GS</sub> = -12V, I <sub>D</sub> = -2.8A
Q <sub>gs</sub>	Gate-to-Source Charge	—	—	3.0		V <sub>DS</sub> = -50V
Q <sub>gd</sub>	Gate-to-Drain ('Miller') Charge	—	—	4.2		
t <sub>d(on)</sub>	Turn-On Delay Time	—	—	20	ns	V <sub>DD</sub> = -50V, I <sub>D</sub> = -2.8A, V <sub>GS</sub> = -12V, R <sub>G</sub> = 7.5Ω
t <sub>r</sub>	Rise Time	—	—	24		
t <sub>d(off)</sub>	Turn-Off Delay Time	—	—	32		
t <sub>f</sub>	Fall Time	—	—	90		
LS + LD	Total Inductance	—	6.1	—	nH	Measured from the center of drain pad to center of source pad
C <sub>iss</sub>	Input Capacitance	—	377	—	pF	V <sub>GS</sub> = 0V, V <sub>DS</sub> = -25V f = 1.0MHz
C <sub>oss</sub>	Output Capacitance	—	102	—		
C <sub>rss</sub>	Reverse Transfer Capacitance	—	7.0	—		

**Source-Drain Diode Ratings and Characteristics (Per Die)**

	Parameter	Min	Typ	Max	Units	Test Conditions
I <sub>S</sub>	Continuous Source Current (Body Diode)	—	—	-2.8	A	
I <sub>SM</sub>	Pulse Source Current (Body Diode) ①	—	—	-11.2		
V <sub>SD</sub>	Diode Forward Voltage	—	—	-5.0	V	T <sub>j</sub> = 25°C, I <sub>S</sub> = -2.8A, V <sub>GS</sub> = 0V ④
t <sub>rr</sub>	Reverse Recovery Time	—	—	138	nS	T <sub>j</sub> = 25°C, I <sub>F</sub> = -2.8A, di/dt ≤ -100A/μs
Q <sub>RR</sub>	Reverse Recovery Charge	—	—	555	nC	V <sub>DD</sub> ≤ -50V ④
t <sub>on</sub>	Forward Turn-On Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by LS + LD.				

**Thermal Resistance (Per Die)**

	Parameter	Min	Typ	Max	Units	Test Conditions
R <sub>thJC</sub>	Junction-to-Case	—	—	11.8	°C/W	Typical socket mount
R <sub>thJA</sub>	Junction-to-Ambient	—	—	60		

For footnotes refer to the last page

International Rectifier Radiation Hardened MOSFETs are tested to verify their radiation hardness capability. The hardness assurance program at International Rectifier is comprised of two radiation environments. Every manufacturing lot is tested for total ionizing dose (per notes 5 and 6) using the TO-3 package. Both pre- and post-irradiation performance are tested and specified using the same drive circuitry and test conditions in order to provide a direct comparison.

**Table 1. Electrical Characteristics For Each N-Channel Device @ Tj = 25°C, Post Total Dose Irradiation ⑤⑥**

	Parameter	100K Rads(Si) <sup>1</sup>		300K Rads (Si) <sup>2</sup>		Units	Test Conditions
		Min	Max	Min	Max		
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	100	—	100	—	V	V <sub>GS</sub> = 0V, I <sub>D</sub> = 1.0mA
V <sub>GS(th)</sub>	Gate Threshold Voltage	2.0	4.0	2.0	4.0		V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub> = 1.0mA
I <sub>GSS</sub>	Gate-to-Source Leakage Forward	—	100	—	100	nA	V <sub>GS</sub> = 20V
I <sub>GSS</sub>	Gate-to-Source Leakage Reverse	—	-100	—	-100		V <sub>GS</sub> = -20 V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	—	10	—	10	μA	V <sub>DS</sub> = 80V, V <sub>GS</sub> = 0V
R <sub>DS(on)</sub>	Static Drain-to-Source ④ On-State Resistance (TO-39)	—	0.226	—	0.246	Ω	V <sub>GS</sub> = 12V, I <sub>D</sub> = 2.9A
R <sub>DS(on)</sub>	Static Drain-to-Source ④ On-State Resistance (LCC-28)	—	0.27	—	0.29	Ω	V <sub>GS</sub> = 12V, I <sub>D</sub> = 2.9A
V <sub>SD</sub>	Diode Forward Voltage ④	—	1.2	—	1.2	V	V <sub>GS</sub> = 0V, I <sub>S</sub> = 4.6A


1. Part number IRHQ567110

2. Part number IRHQ563110

International Rectifier radiation hardened MOSFETs have been characterized in heavy ion environment for Single Event Effects (SEE). Single Event Effects characterization is illustrated in Fig. a and Table 2.

**Table 2. Single Event Effect Safe Operating Area (Per Die)**

Ion	LET MeV/(mg/cm <sup>2</sup> )	Energy (MeV)	Range (μm)	V <sub>DS</sub> (V)					
				@ V <sub>GS</sub> =0V	@ V <sub>GS</sub> =-5V	@ V <sub>GS</sub> = -8V	@ V <sub>GS</sub> =-10V	@ V <sub>GS</sub> =-15V	@ V <sub>GS</sub> =-20V
Br	36.7	309	39.5	100	100	100	100	100	100
I	59.8	341	32.5	100	100	100	100	35	25
Au	82.3	350	28.4	100	100	100	80	25	—



**Fig a. Single Event Effect, Safe Operating Area**

For footnotes refer to the last page

## Pre-Irradiation

IRHQ567110

International Rectifier Radiation Hardened MOSFETs are tested to verify their radiation hardness capability. The hardness assurance program at International Rectifier is comprised of two radiation environments. Every manufacturing lot is tested for total ionizing dose (per notes 5 and 6) using the TO-3 package. Both pre- and post-irradiation performance are tested and specified using the same drive circuitry and test conditions in order to provide a direct comparison.

**Table 1. Electrical Characteristics For Each P-Channel Device @ Tj = 25°C, Post Total Dose Irradiation ⑤⑥**

	Parameter	100K Rads(Si) <sup>1</sup>		300K Rads (Si) <sup>2</sup>		Units	Test Conditions
		Min	Max	Min	Max		
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	-100	—	-100	—	V	V <sub>GS</sub> = 0V, I <sub>D</sub> = -1.0mA
V <sub>GS(th)</sub>	Gate Threshold Voltage	-2.0	-4.0	-2.0	-4.0		V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub> = -1.0mA
I <sub>GSS</sub>	Gate-to-Source Leakage Forward	—	-100	—	-100	nA	V <sub>GS</sub> = -20V
I <sub>GSS</sub>	Gate-to-Source Leakage Reverse	—	100	—	100		V <sub>GS</sub> = 20 V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	—	-10	—	-10	μA	V <sub>DS</sub> = -80V, V <sub>GS</sub> = 0V
R <sub>DS(on)</sub>	Static Drain-to-Source <sup>④</sup> On-State Resistance (TO-39)	—	0.916	—	0.936	Ω	V <sub>GS</sub> = -12V, I <sub>D</sub> = -1.8A
R <sub>DS(on)</sub>	Static Drain-to-Source <sup>④</sup> On-State Resistance (LCC-28)	—	0.96	—	0.98	Ω	V <sub>GS</sub> = -12V, I <sub>D</sub> = -1.8A
V <sub>SD</sub>	Diode Forward Voltage <sup>④</sup>	—	-5.0	—	-5.0	V	V <sub>GS</sub> = 0V, I <sub>S</sub> = -2.8A


1. Part number IRHQ567110

2. Part number IRHQ563110

International Rectifier radiation hardened MOSFETs have been characterized in heavy ion environment for Single Event Effects (SEE). Single Event Effects characterization is illustrated in Fig. a and Table 2.

**Table 2. Single Event Effect Safe Operating Area (Per Die)**


Ion	LET MeV/(mg/cm <sup>2</sup> )	Energy (MeV)	Range (μm)	V <sub>DS</sub> (V)					
				@V <sub>GS</sub> =0V	@V <sub>GS</sub> =5V	@V <sub>GS</sub> =10V	@V <sub>GS</sub> =15V	@V <sub>GS</sub> =17.5V	@V <sub>GS</sub> =20V
Br	37.3	285	36.8	-100	-100	-100	-100	-100	-100
I	59.9	344	32.7	-100	-100	-100	-100	-75	-25
Au	82.3	351	28.5	-100	-100	-100	-30	—	—




**Fig a. Single Event Effect, Safe Operating Area**

For footnotes refer to the last page


**N-Channel  
Q1,Q4**




**Fig 1.** Typical Output Characteristics



**Fig 2.** Typical Output Characteristics



**Fig 3.** Typical Transfer Characteristics



**Fig 4.** Normalized On-Resistance Vs. Temperature

N-Channel  
Q1,Q4




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area

N-Channel  
Q1,Q4




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms






Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Ambient




**N-Channel  
Q1,Q4**




**Fig 12a.** Unclamped Inductive Test Circuit




**Fig 12c.** Maximum Avalanche Energy Vs. Drain Current



**Fig 12b.** Unclamped Inductive Waveforms




**Fig 13a.** Basic Gate Charge Waveform




**Fig 13b.** Gate Charge Test Circuit


**P-Channel  
Q2,Q3**




**Fig 1.** Typical Output Characteristics



**Fig 2.** Typical Output Characteristics




**Fig 3.** Typical Transfer Characteristics




**Fig 4.** Normalized On-Resistance Vs. Temperature


**P-Channel  
Q2,Q3**




**Fig 5.** Typical Capacitance Vs. Drain-to-Source Voltage



**Fig 6.** Typical Gate Charge Vs. Gate-to-Source Voltage




**Fig 7.** Typical Source-Drain Diode Forward Voltage




**Fig 8.** Maximum Safe Operating Area


**P-Channel  
Q2,Q3**




**Fig 9.** Maximum Drain Current Vs. Case Temperature



**Fig 10a.** Switching Time Test Circuit




**Fig 10b.** Switching Time Waveforms




**Fig 11.** Maximum Effective Transient Thermal Impedance, Junction-to-Ambient


**P-Channel  
Q2,Q3**




**Fig 12a.** Unclamped Inductive Test Circuit




**Fig 12b.** Unclamped Inductive Waveforms



**Fig 13a.** Basic Gate Charge Waveform



**Fig 12c.** Maximum Avalanche Energy Vs. Drain Current




**Fig 13b.** Gate Charge Test Circuit

**Footnotes:**

- ① Repetitive Rating; Pulse width limited by maximum junction temperature.
- ②  $V_{DD} = 25V$ , starting  $T_J = 25^\circ C$ ,  $L = 4.4mH$ , Peak  $I_L = 4.6A$ ,  $V_{GS} = 12V$
- ③  $I_{SD} \leq 4.6A$ ,  $di/dt \leq 300A/\mu s$ ,  $V_{DD} \leq 100V$ ,  $T_J \leq 150^\circ C$
- ④ Pulse width  $\leq 300 \mu s$ ; Duty Cycle  $\leq 2\%$
- ⑤ **Total Dose Irradiation with VGS Bias.**  
12 volt  $V_{GS}$  applied and  $V_{DS} = 0$  during irradiation per MIL-STD-750, method 1019, condition A
- ⑥ **Total Dose Irradiation with VDS Bias.**  
80 volt  $V_{DS}$  applied and  $V_{GS} = 0$  during irradiation per MIL-STD-750, method 1019, condition A
- ⑦  $V_{DD} = -25V$ , starting  $T_J = 25^\circ C$ ,  $L = 17.8mH$ , Peak  $I_L = -2.8A$ ,  $V_{GS} = -12V$
- ⑧  $I_{SD} \leq -2.8A$ ,  $di/dt \leq -263A/\mu s$ ,  $V_{DD} \leq -100V$ ,  $T_J \leq 150^\circ C$

**Case Outline and Dimensions — LCC-28**



International  
**IR** Rectifier

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105  
TAC Fax: (310) 252-7903

Visit us at [www.irf.com](http://www.irf.com) for sales contact information.  
Data and specifications subject to change without notice. 07/01