


Power MOSFET

PRODUCT SUMMARY					
V _{DS} (V)	100				
$R_{DS(on)}\left(\Omega\right)$	$V_{GS} = 5 V$	0.27			
Q _g (Max.) (nC)	12				
Q _{gs} (nC)	3.0				
Q _{gd} (nC)	7.1				
Configuration	Single				



N-Channel MOSFET

FEATURES

• Halogen-free According to IEC 61249-2-21 **Definition**



FREE

- Dynamic dV/dt Rating
- Repetitive Avalanche Rated
- Logic-Level Gate Drive
- R_{DS (on)} Specified at V_{GS} = 4 V and 5 V
- 175°C Operating Temperature
- Compliant to RoHS Directive 2002/95/EC

DESCRIPTION

Third generation Power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The I²PAK (TO-262) is a through hole power package capable of accommodating die size up to HEX-4. It provides the highest power capability and the lowest possible on-resistance in any existing surface mount package.

ORDERING INFORMATION	
Package	I ² PAK (TO-262)
Lead (Pb)-free and Halogen-free	SiHL520L-GE3
Lead (Pb)-free	IRL520LPbF
Leau (FD)-liee	SiHL520L-E3

ABSOLUTE MAXIMUM RATINGS (T_C	= 25 °C, uni	ess otherwis	se noted)			
PARAMETER			SYMBOL	LIMIT	UNIT	
Drain-Source Voltage			V_{DS}	100	V	
Gate-Source Voltage			V_{GS}	± 10	7 v	
Continuous Drain Current	V _{GS} at 5 V	$T_C = 25 ^{\circ}C$	- I _D	9.2		
		T _C = 100 °C		6.5	Α	
Pulsed Drain Current ^a	·		I _{DM}	36	1	
Linear Derating Factor				0.40	W/°C	
Linear Derating Factor (PCB Mount)e				0.025		
Single Pulse Avalanche Energy ^b			E _{AS}	170	mJ	
Avalanche Current ^a			I_{AR}	9.2	Α	
Repetiitive Avalanche Energya			E _{AR}	6.0	mJ	
Maximum Power Dissipation	T _C =	T _C = 25 °C		60	W	
Peak Diode Recovery dV/dt ^c		dV/dt	5.5	V/ns		
Operating Junction and Storage Temperature Range			T _J , T _{stg}	- 55 to + 175	°C	
Soldering Recommendations (Peak Temperature)	for 10 s		•	300 ^d	°C	

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. $V_{DD} = 25 \text{ V}$, starting $T_J = 25 \,^{\circ}\text{C}$, $L = 3.0 \,^{\circ}\text{mH}$, $R_G = 25 \,^{\circ}\Omega$, $I_{AS} = 9.2 \,^{\circ}\Lambda$ (see fig. 12).
- c. $I_{SD} \le 9.2$ A, $dI/dt \le 110$ A/ μ s, $V_{DD} \le V_{DS}$, $T_J \le 175$ °C.
- d. 1.6 mm from case.

^{*} Pb containing terminations are not RoHS compliant, exemptions may apply



THERMAL RESISTANCE RATINGS					
PARAMETER	SYMBOL	TYP. MAX.		UNIT	
Maximum Junction-to-Ambient	R _{thJA}	-	62	°C/W	
Maximum Junction-to-Case (Drain)	R _{thJC}	-	2.5		

PARAMETER	SYMBOL	TES	MIN.	TYP.	MAX.	UNIT	
Static							
Drain-Source Breakdown Voltage	V _{DS}	V _{GS}	100	-	-	V	
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$		e to 25 °C, I _D = 1 mA	-	0.12	-	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} =	· V _{GS} , I _D = 250 μA	1.0	-	2.0	V
Gate-Source Leakage	I _{GSS}	,	V _{GS} = ± 10 V		-	± 100	nA
Zana Oata Vallana Busin Ormant		V _{DS} = 100 V, V _{GS} = 0 V		-	-	25	
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = 80 \text{ V}$	V _{DS} = 80 V, V _{GS} = 0 V, T _J = 150 °C		-	250	μA
Duain Causas On State Besistance	В	$V_{GS} = 5 V$	I _D = 5.5 A ^b	-	-	0.27	Ω
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 4 V	$I_D = 4.6 A^b$	-	-	0.38	Ω
Forward Transconductance	9 _{fs}	V _{DS} = 50 V, I _D = 5.5 A ^b		3.2	=.	-	S
Dynamic							
Input Capacitance	C _{iss}	$V_{GS} = 0 \text{ V},$ $V_{DS} = 25 \text{ V},$ f = 1.0 MHz, see fig. 5			490	-	pF
Output Capacitance	C_{oss}			=	150	-	
Reverse Transfer Capacitance	C_{rss}			=	30	-	
Total Gate Charge	Q_g		V I _D = 9.2 A, V _{DS} = 80 V, see fig. 6 and 13 ^b		=.	12	nC
Gate-Source Charge	Q_{gs}	$V_{GS} = 5 V$		-	-	3.0	
Gate-Drain Charge	Q_{gd}			-	-	7.1	
Turn-On Delay Time	t _{d(on)}	$V_{DD} = 50 \text{ V, } I_D = 9.2 \text{ A,}$ $R_G = 9 \Omega, R_D = 5.2 \Omega, \text{ see fig. } 10^b$		-	9.8	-	- ns
Rise Time	t _r			-	64	-	
Turn-Off Delay Time	t _{d(off)}			-	21	-	
Fall Time	t _f			-	27	-	
Dynamic							
Internal Drain Inductance	L_D	Between lead, 6 mm (0.25") from package and center of die contact		-	4.5	-	- nH
Internal Source Inductance	L _S			-	7.5	-	11111
Drain-Source Body Diode Characteristic	s						
Continuous Source-Drain Diode Current	I _S	MOSFET symbol showing the integral reverse p - n junction diode		-	-	9.2	
Pulsed Diode Forward Current ^a	I _{SM}			-	-	36	A
Body Diode Voltage	V _{SD}	$T_J = 25 ^{\circ}\text{C}, I_S = 9.2 \text{A}, V_{GS} = 0 \text{V}^{\text{b}}$		-	-	2.5	V
Body Diode Reverse Recovery Time	t _{rr}	$T_J = 25 \text{ °C}, I_F = 9.2 \text{ A, dI/dt} = 100 \text{ A/µs}^b$		-	130	190	ns
Body Diode Reverse Recovery Charge	Q _{rr}			-	0.83	1.0	μC
Forward Turn-On Time	t _{on}	Intrinsic tu	rn-on time is negligible (turn	on is dor	ninated h	v I s and	[P)

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11). b. Pulse width \le 300 µs; duty cycle \le 2 %.



TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics, T_C = 25 °C




Fig. 2 - Typical Output Characteristics, T_C = 150 °C




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 8 - Maximum Safe Operating Area








Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms





Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case








Fig. 12a - Unclamped Inductive Test Circuit

Fig. 12b - Unclamped Inductive Waveforms




Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform





Fig. 13b - Gate Charge Test Circuit



Peak Diode Recovery dV/dt Test Circuit






Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?94167.



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Material Category Policy

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as RoHS-Compliant fulfill the definitions and restrictions defined under Directive 2011/65/EU of The European Parliament and of the Council of June 8, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment (EEE) - recast, unless otherwise specified as non-compliant.

Please note that some Vishay documentation may still make reference to RoHS Directive 2002/95/EC. We confirm that all the products identified as being compliant to Directive 2002/95/EC conform to Directive 2011/65/EU.

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as Halogen-Free follow Halogen-Free requirements as per JEDEC JS709A standards. Please note that some Vishay documentation may still make reference to the IEC 61249-2-21 definition. We confirm that all the products identified as being compliant to IEC 61249-2-21 conform to JEDEC JS709A standards.

Revision: 02-Oct-12 Document Number: 91000