
Vishay Siliconix

Power MOSFET

PRODUCT SUMMARY				
V _{DS} (V)	60			
$R_{DS(on)}\left(\Omega\right)$	V _{GS} = 5.0 V	0.20		
Q _g (Max.) (nC)	8.4			
Q _{gs} (nC)	3.5			
Q _{gd} (nC)	6.0			
Configuration	Single			



FEATURES

- · Dynamic dV/dt Rating
- Surface Mount (IRLR014/SiHLR014)
- Straight Lead (IRLU014/SiHLU014)
- · Available in Tape and Reel
- · Logic-Level Gate Drive
- R_{DS(on)} Specified at V_{GS} = 4 V and 5 V
- · Fast Switching
- Lead (Pb)-free Available

DESCRIPTION

Third generation Power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The DPAK is designed for surface mounting using vapor phase, infrared, or wave soldering techniques. The straight lead version (IRFU/SiHFU series) is for through-hole mounting applications. Power dissipation levels up to 1.5 W are possible in typical surface mount applications.

ORDERING INFORMATION						
Package	DPAK (TO-252)	DPAK (TO-252)	DPAK (TO-252)	IPAK (TO-251)		
Lead (Pb)-free	IRLR014PbF	IRLR014TRPbFa	IRLR014TRLPbFa	IRLU014PbF		
	SiHLR014-E3	SiHLR014T-E3a	SiHLR014TL-E3a	SiHLU014-E3		
SnPb	IRLR014	IRLR014TR ^a	IRLR014TRL ^a	IRLU014		
SIFD	SiHLR014	SiHLR014T ^a	SiHLR014TL ^a	SiHLU014		

a. See device orientation.

PARAMETER			SYMBOL	LIMIT	UNIT	
Drain-Source Voltage			V_{DS}	60	V	
Gate-Source Voltage			V_{GS}	± 10		
Continuous Drain Current	V _{GS} at 5.0 V	$T_{\rm C} = 25 ^{\circ}{\rm C}$ $T_{\rm C} = 100 ^{\circ}{\rm C}$	- I _D	7.7	А	
	VGS at 5.0 V	T _C = 100 °C		4.9		
Pulsed Drain Current ^a			I _{DM}	31		
Linear Derating Factor				0.20	W/°C	
Linear Derating Factor (PCB Mount)e			•	0.020] VV/ C	
Single Pulse Avalanche Energy ^b			E _{AS}	47	mJ	
Maximum Power Dissipation	T _C =	T _C = 25 °C		25	w	
Maximum Power Dissipation (PCB Mount) ^e	T _A = 25 °C		P _D 2.5		7 **	
Peak Diode Recovery dV/dt ^c	iode Recovery dV/dt ^c		dV/dt	4.5	V/ns	
Operating Junction and Storage Temperature Range			T _J , T _{stg}	- 55 to + 150	°C	
Soldering Recommendations (Peak Temperature)	for	10 s		260 ^d		

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. V_{DD} = 25 V, starting T_J = 25 °C, L = 924 μ H, R_G = 25 Ω , I_{AS} = 7.7 A (see fig. 12). c. I_{SD} ≤ 10 A, dI/dt ≤ 90 A/ μ s, V_{DD} ≤ V_{DS} , T_J ≤ 150 °C.
- d. 1.6 mm from case.
- e. When mounted on 1" square PCB (FR-4 or G-10 material).
- * Pb containing terminations are not RoHS compliant, exemptions may apply

Vishay Siliconix



THERMAL RESISTANCE RATINGS						
PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	
Maximum Junction-to-Ambient	R _{thJA}	-	-	110		
Maximum Junction-to-Ambient (PCB Mount) ^a	R _{thJA}	-	-	50	°C/W	
Maximum Junction-to-Case (Drain)	R _{thJC}	-	-	5.0		

Note

a. When mounted on 1" square PCB (FR-4 or G-10 material).

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT	
Static				1				
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		60	-	-	V	
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Referenc	Reference to 25 °C, I _D = 1 mA		0.073	-	V/°C	
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = - 250 μA		1.0	-	2.0	V	
Gate-Source Leakage	I _{GSS}	V _{GS} = ± 10 V		-	-	± 100	nA	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 60 V, V _{GS} = 0 V		-	-	25	μΑ	
		V _{DS} = 48 V, V _{GS} = 0 V, T _J = 125 °C		-	-	250		
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 5.0 V	$I_D = 4.6 A^b$	-	-	0.20		
		V _{GS} = 4.0 V	I _D = 3.9 A ^b	-	-	0.28	Ω	
Forward Transconductance	9 _{fs}	V _{DS} = 25 V, I _D = 4.6 A		3.4	-	-	S	
Dynamic							•	
Input Capacitance	C _{iss}	$V_{GS} = 0 \text{ V},$ $V_{DS} = 25 \text{ V},$ $f = 1.0 \text{ MHz}, \text{ see fig. 5}$		-	400	-	pF	
Output Capacitance	C _{oss}			-	170	-		
Reverse Transfer Capacitance	C _{rss}			-	42	-		
Total Gate Charge	Qg	V _{GS} = 5.0 V	I _D = 10 A, V _{DS} = 48 V, see fig. 6 and 13 ^b	-	-	8.4	nC	
Gate-Source Charge	Q _{gs}			-	-	3.5		
Gate-Drain Charge	Q _{gd}]		-	-	6.0		
Turn-On Delay Time	t _{d(on)}	V_{DD} = 30 V, I_{D} = 10 A, R_{G} = 12 Ω , R_{D} = 2.8 Ω , see fig. 10 ^b		-	9.3	-	ns	
Rise Time	tr			-	110	-		
Turn-Off Delay Time	t _{d(off)}			-	17	-		
Fall Time	t _f			-	26	-		
Internal Drain Inductance	L _D	Between lead, 6 mm (0.25") from package and center of die contact ^c		-	4.5	-	nH	
Internal Source Inductance	L _S			-	7.5	-	""	
Drain-Source Body Diode Characteristic	s			·	•	•	•	
Continuous Source-Drain Diode Current	I _S	MOSFET symbol showing the integral reverse p - n junction diode		-	-	7.7	А	
Pulsed Diode Forward Current ^a	I _{SM}			-	-	31		
Body Diode Voltage	V_{SD}	$T_J = 25 ^{\circ}\text{C}, \ I_S = 7.7 \text{A}, \ V_{GS} = 0 \text{V}^{\text{b}}$		-	-	1.6	V	
Body Diode Reverse Recovery Time	t _{rr}	T _J = 25 °C, I _F = 10 A, dl/dt = 100 A/μs ^b		-	65	130	ns	
Body Diode Reverse Recovery Charge	Q _{rr}			-	0.33	0.65	μC	
Forward Turn-On Time	t _{on}	Intrinsic tu	rn-on is dominated by L _S and L _D)			_D)		

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. Pulse width \leq 300 μ s; duty cycle \leq 2 %.



Vishay Siliconix

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Fig. 1 - Typical Output Characteristics, T_C = 25 °C




Fig. 2 - Typical Output Characteristics, T_C = 150 °C




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature

Vishay Siliconix






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area





Vishay Siliconix




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case

Vishay Siliconix






Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms




Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform






Fig. 13b - Gate Charge Test Circuit



Vishay Siliconix

Peak Diode Recovery dV/dt Test Circuit





* V_{GS} = 5 V for logic level and 3 V drive devices

Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?91321.

Legal Disclaimer Notice

Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Document Number: 91000 Revision: 18-Jul-08