PD- 95095A

# International

## IRLR8503PbF

- N-Channel Application-Specific MOSFET
- Ideal for CPU Core DC-DC Converters
- Low Conduction Losses

**Absolute Maximum Ratings** 

- Minimizes Parallel MOSFETs for high current applications
- Lead-Free


#### Description

This new device employs advanced HEXFET Power MOSFET technology to achieve very low on-resistance. The reduced conduction losses makes it ideal for high efficiency DC-DC converters that power the latest generation of microprocessors.

The IRLR8503 has been optimized and is 100% tested for all parameters that are critical in synchronous buck converters including  $R_{DS(on)}$ , gate charge and Cdv/dt-induced turn-on immunity. The IRLR8503 offers an extremely low combination of  $Q_{sw}$  &  $R_{DS(on)}$  for reduced losses in control FET applications.

The package is designed for vapor phase, infra-red, convection, or wave soldering techniques. Power dissipation of greater than 2W is possible in a typical PCB mount application.

#### HEXFET<sup>®</sup> MOSFET for DC-DC Converters





#### **DEVICE RATINGS (MAX. Values)**

	IRLR8503PbF
V <sub>DS</sub>	30V
R <sub>DS(on</sub>	18 mΩ
Q <sub>G</sub>	20 nC
Q <sub>sw</sub>	8 nC
Q <sub>oss</sub>	29.5 nC

Parameter		Symbol	IRLR8503	Units
Drain-Source Voltage		V <sub>DS</sub>	30	V
Gate-Source Voltage		V <sub>GS</sub>	±20	
Continuous Drain or Source	$T_c = 25^{\circ}C$	I <sub>D</sub>	44	A
Current (V <sub>GS</sub> ≥ 10V)⑤	T <sub>c</sub> =90°C		32	
Pulsed Drain Current <sup>①</sup>		I <sub>DM</sub>	196	
Power Dissipation (5) $T_c = 25^{\circ}C$		P <sub>D</sub>	62	W
	T <sub>c</sub> =90°C		30	
Junction & Storage Temperature Range		T_, T <sub>stg</sub>	–55 to 150	°C
Continuous Source Current (Body Diode)		I <sub>s</sub>	15	A
Pulsed source Current ①		I <sub>sm</sub>	196	

#### **Thermal Resistance**

Parameter	Symbol	Max.	Units
Maximum Junction-to-Ambient®	$R_{_{ ext{ hetaJA}}}$	50	°C/W
Maximum Junction-to-Lead	R <sub>ejl</sub>	2.0	°C/W

## International

#### **Electrical Characteristics**

Parameter	Symbol	Min	Тур	Max	Units	Conditions
Drain-to-Source Breakdown Voltage*	$V_{(BR)DSS}$	30	-	-	V	$V_{gS} = 0V, I_{D} = 250\mu A$
Static Drain-Source	R <sub>DS</sub> (on)	-	11	16	mΩ	$V_{GS} = 10V, I_{D} = 15A^{O}$
on Resistance*		-	13	18	1	V <sub>GS</sub> = 4.5V, I <sub>D</sub> =15A
Gate Threshold Voltage*	V <sub>GS</sub> (th)	1.0			V	$V_{\rm DS} = V_{\rm GS}, I_{\rm D} = 250 \mu A$
Drain-Source Leakage Current	I <sub>DSS</sub>	-	-	30*	μA	$V_{\rm DS} = 24 V, V_{\rm GS} = 0$
		-	-	150	1	$V_{\rm DS} = 24V, V_{\rm GS} = 0,$
						Tj = 100°C
Gate-Source Leakage Current*	I <sub>GSS</sub>	-	-	±100	nA	$V_{GS} = \pm 12V$
Total Gate Charge Control FET*	Q	-	15	20		$V_{GS} = 5V, I_{D} = 15A, V_{DS} = 16V,$
Total Gate Charge Sync FET*	Q	-	13	17		$V_{GS} = 5V, V_{DS} < 100mV$
Pre-Vth Gate-Source Charge	Q <sub>gs1</sub>	-	3.7	-	1	V <sub>DS</sub> = 16V, I <sub>D</sub> = 15A
Post-Vth Gate-Source Charge	Q <sub>gs2</sub>	-	1.3	-	nC	
Gate to Drain Charge	Q <sub>gd</sub>	-	4.1	-		
Switch Charge* (Q <sub>gs2</sub> + Q <sub>gd</sub> )	Q <sub>sw</sub>	-	5.4	8		
Output Charge*	Q <sub>oss</sub>	-	23	29.5	-	$V_{DS} = 16V, V_{GS} = 0$
Gate Resistance	Rg	-	1.7	-	Ω	
Turn-on Delay Time	t <sub>d (on)</sub>	-	10	-		$V_{DD} = 16V, I_{D} = 15A$
Drain Voltage Rise Time	tr <sub>v</sub>	-	18	-	ns	$V_{GS} = 5V$
Turn-off Delay Time	t <sub>d (off)</sub>	-	11	-	1	Clamped Inductive Load
Drain Voltage Fall Time	tfv	-	3	-	1	See test diagram Fig 14.
Input Capacitance	C <sub>iss</sub>	-	1650	-		
Output Capacitance	C <sub>oss</sub>	-	650	-	pF	$V_{DS} = 25V, V_{GS} = 0$
Reverse Transfer Capacitance	C	-	58	-	1	

#### **Source-Drain Rating & Characteristics**

Parameter	Symbol	Min	Тур	Max	Units	Conditions
Diode Forward Voltage*	V <sub>SD</sub>	-		1.0	V	I <sub>s</sub> = 15A <sup>®</sup> , V <sub>GS</sub> = 0V
Reverse Recovery Charge ④	Q <sub>rr</sub>	-	76		nC	di/dt = 700A/ $\mu$ s V <sub>DS</sub> = 16V, V <sub>GS</sub> = 0V, I <sub>S</sub> = 15A
Reverse Recovery Charge (with Parallel Schottky)®	Q <sub>rr(s)</sub>	_	67			

\* Devices are 100% tested to these parameters.

Typ = measured -  $Q_{oss}$ Calculated continuous current based on maximum allowable Junction temperature; switching and other losses will decrease RMS current capability; package limitation current = 20A.

Notes:

 ①
 Repetitive rating; pulse width limited by max. junction temperature.

 ②
 Pulse width ≤ 300 µs; duty cycle ≤ 2%.


 ③
 When mounted on 1 inch square copper board, t < 10 sec.</td>

 4 (5)

## International

#### Power MOSFET Optimization for DC-DC Converters

While the IRLR8103V and IRLR8503 can and are being used in a variety of applications, they were designed and optimized for low voltage DC-DC conversion in a synchronous buck converter topology, specifically, microprocessor power applications. The IRLR8503 (Figure 1) was optimized for the control FET socket, while the IRLR8103V was optimized for the synchronous FET function.



Because of the inter-electrode capacitance (Figure 2) of the Power MOSFET, specifying the  $R_{DSON}$  of the device is not enough to ensure good performance. An optimization between  $R_{DSON}$  and charge must be performed to insure the best performing MOSFET for a given application. Both die size and device architecture must be varied to achieve the minimum possible in-circuit losses. This is independently true for both control FET and synchronous FET. Unfortunately, the capacitances of a FET are non-linear and voltage dependent. Therefore, it is inconvenient to specify and use them effectively in switching power supply power loss estimations. This was well understood years ago and resulted in changing the emphasis from capacitance to gate charge on Power MOSFET data sheets.

Table 1 – Traditional	Charge Parameters
-----------------------	-------------------


Device Capacitance	Corresponding Charge Parameter
C <sub>gs</sub>	Q <sub>gs</sub>
C <sub>GS</sub> + C <sub>GD</sub>	Q <sub>G</sub>
C <sub>gD</sub>	Q <sub>GD</sub>

International Rectifier has recently taken the industry a step further by specifying new charge parameters that are even more specific to DC-DC converter design (Table 2). In order to understand these parameters, it is best to start with the in-circuit waveforms in Figure 3 & Figure 4.


#### www.irf.com

## IRLR8503PbF

Table 2 - New Charge Parameters



The waveforms are broken into segments corresponding to charge parameters. These, in turn, correspond to discrete time segments of the switching waveform.



Losses may be broken into four categories: conduction loss, gate drive loss, switching loss, and output loss. The following simplified power loss equation is true for both MOSFETs in a synchronous buck converter:

 $P_{LOSS} = P_{CONDUCTION} + P_{GATE DRIVE} + P_{SWITCH} + P_{OUTPUT}$ 

For the synchronous FET, the  ${\rm P}_{\rm SWITCH}$  term becomes virtually zero and is ignored.

## International


Table 3 and Table 4 describes the event during the various charge segments and shows an approximation of losses during that period.

	Table 3 – Control FET Losses				
	Description	Segment Losses			
Conduction Loss	Losses associated with MOSFET on time. I <sub>RMS</sub> is a function of load current and duty cycle.	$\mathbf{P}_{\text{COND}} = \mathbf{I}_{\text{RMS}}^{2} \times \mathbf{R}_{\text{DS (on)}}$			
Gate Drive Loss	Losses associated with charging and discharging the gate of the MOSFET every cycle. Use the control FET $Q_{g}$ .	$\mathbf{P}_{\mathrm{IN}} = \mathbf{V}_{\mathrm{G}} \times \mathbf{Q}_{\mathrm{G}} \times f$			
Switching Loss	Losses during the drain voltage and drain current transitions for every full cycle. Losses occur during the $\rm Q_{GS2}$ and $\rm Q_{GD}$ time period and can be simplified by using $\rm Q_{switch}$ .	$\mathbf{P}_{QGS2} \approx \mathbf{V}_{IN} \times \mathbf{I}_{L} \times \frac{\mathbf{Q}_{GS2}}{\mathbf{I}_{G}} \times f$			
		$\mathbf{P}_{QGD} \approx \mathbf{V}_{IN} \times \mathbf{I}_{L} \times \frac{\mathbf{Q}_{GD}}{\mathbf{I}_{G}} \times f$			
		$\mathbf{P}_{\text{SWITCH}} \approx \mathbf{V}_{\text{IN}} \times \mathbf{I}_{\text{L}} \frac{\mathbf{Q}_{\text{SW}}}{\mathbf{I}_{\text{G}}} \times f$			
Output Loss	Losses associated with the Q <sub>OSS</sub> of the device every cycle when the control FET turns on. Losses are caused by both FETs, but are dissipated by the control FET.	$P_{OUTPUT} = \frac{Q_{OSS}}{2} \times V_{IN} \times F$			

Table 4 – Synchronous FET Losses				
	Description	Segment Losses		
Conduction Loss	Losses associated with MOSFET on time. $\mathrm{I}_{\mathrm{RMS}}$ is a function of load current and duty cycle.	$\mathbf{P}_{\text{COND}} = \mathbf{I}_{\text{RMS}}^{2} \times \mathbf{R}_{\text{DSon}}$		
Gate Drive Loss	Losses associated with charging and discharging the gate of the MOSFET every cycle. Use the Sync FET $\rm Q_{g}.$	$\mathbf{P}_{IN} = \mathbf{V}_{G} \times \mathbf{Q}_{G} \times f$		
Switching Loss	Generally small enough to ignore except at light loads when the current reverses in the output inductor. Under these conditions various light load power saving techniques are employed by the control IC to maintain switching losses to a negligible level.	$P_{\text{SWITCH}} \approx 0$		
Output Loss	Losses associated with the $Q_{OSS}$ of the device every cycle when the control FET turns on. They are caused by the synchronous FET, but are dissipated in the control FET.	$\mathbf{P}_{OUTPUT} = \frac{\mathbf{Q}_{OSS}}{2} \times \mathbf{V}_{IN} \times f$		


#### Typical PC Application

The IRLR8103V and the IRLR8503 are suitable for Synchronous Buck DC-DC Converters, and are optimized for use in next generation CPU applications. The IRLR8103V is primarily optimized for use as the low side synchronous FET (Q2) with low  $R_{DS(on)}$  and high CdV/dt immunity.The IRLR8503 is primarily optimized for use as the high side control FET (Q2) with low cobmined Qsw and  $R_{DS(on)}$ , but can also be used as a synchronous FET. The IRLR8503 is also tested for Cdv/dt immunity, critical for the low side socket. The typical configuration in which these devices may be used in shown in Figure 7.




International

## IRLR8503PbF



## International



Inductive Load Circuit





Figure 14. Clamped Inductive Load test diagram


## International

#### D-Pak (TO-252AA) Package Outline

Dimensions are shown in millimeters (inches)




#### D-Pak (TO-252AA) Part Marking Information




### D-Pak (TO-252AA) Tape & Reel Information

Dimensions are shown in millimeters (inches)





1. CONTROLLING DIMENSION : MILLIMETER. 2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES). 3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



1. OUTLINE CONFORMS TO EIA-481.

Data and specifications subject to change without notice. This product has been designed and gualified for the commercial market. Qualification Standards can be found on IR's Web site.

> International ISR Rectifier

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105 TAC Fax: (310) 252-7903 Visit us at www.irf.com for sales contact information.12/04