




Features

- Floating PWM input enables easy half bridge implementation
- Integrated programmable bi-directional over-current protection with self-reset function
- Programmable compensated preset deadtime for improved THD performances
- High noise immunity
- ±100 V high voltage ratings deliver up to 500 W output power
- 3.3 V / 5 V logic compatible input
- Operates up to 800 kHz
- Ro HS compliant

Description

The IRS2 0954 is a high voltage, high spe ed MOSFET drive r with floating PWM input, spe cially designed for Class D au dio amplifier ap plications. The bi-di rectional cu rrent sensi ng requires no external shunt resistors. It can capture over-current conditions at either positive or negative load current direction. A built-in control block p rovides secure prote ction sequence against over-current conditions, including a programmable reset timer. The internal de adtime gen eration blo ck provide s accurate gat e swit ch timing and en ables optim um deadtime settings for better audio performances, such as T HD and a udio noise floor.

Typical Connection



Protected Digital Audio Driver Product Summary

V _{OFFSET} (max)	± 100 V	
Cata driver	lo+	1.0 A
Gate driver	lo -	1.2 A
Selectable Deadtime		15 ns, 25 ns, 35ns, 45 ns
Propagation delay		90 ns
OC protection delay		1 µs (max)

Package



Absolute Maximum Ratings

Absolute maximum ratings i ndicate sustai ned lim its be yond which da mage to the device may occur. All voltage parameters are absolute voltages referenced to COM; all currents are d efined positive into an y lead. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions.

Definition	Min.	Max.	Units		
High-side floating supply voltage	-0.3	220			
High-side floating supply voltage (Note 1)	V _B -20	V _B +0.3			
High-side floating output voltage	Vs-0.3	V _B +0.3			
CSH pin input voltage	Vs-0.3	V _B +0.3			
Low-side fixed supply voltage (Note 1)	-0.3	20			
Low-side output voltage	-0.3	V _{CC} +0.3			
Floating input supply voltage	-0.3	210	V		
Floating input supply voltage (Note 1)	(see I _{DDZ})	V _{DD} +0.3			
PWM input voltage	V _{SS} -0.3	V _{DD} +0.3			
CSD pin input voltage	V _{SS} -0.3	V _{DD} +0.3			
DT pin input voltage	-0.3	V _{CC} +0.3			
CSET pin input voltage	-0.3	V _{CC} +0.3			
VREF pin voltage	-0.3	V _{CC} +0.3			
Floating input supply zener clamp current (Note 1)	-	10			
Low-side supply zener clamp current (Note 1)	-	10			
Floating supply zener clamp current (Note 1)	-	10	– mA		
Reference output current	-	5			
Allowable V _S voltage slew rate	-	50			
Allowable V _{SS} voltage slew rate (Note 2)	-	50	V/ns		
Allowable V _{SS} voltage slew rate upon power-up (Note 3)	-	50	V/ms		
Maximum power dissipation	-	1.0	W		
Thermal resistance, junction to ambient	-	115	°C/W		
Junction temperature	-	150			
Storage temperature	-55	150	°C		
Lead temperature (soldering, 10 seconds)	_	300			
	High-side floating supply voltage (Note 1) High-side floating output voltage CSH pin input voltage Low-side fixed supply voltage (Note 1) Low-side output voltage Floating input supply voltage (Note 1) PWM input supply voltage (Note 1) PWM input voltage CSD pin input voltage DT pin input voltage QSET pin input voltage VREF pin voltage Floating input supply zener clamp current (Note 1) Low-side supply zener clamp current (Note 1) Low-side supply zener clamp current (Note 1) Floating supply zener clamp current (Note 1) Reference output current Allowable Vs voltage slew rate Allowable Vss voltage slew rate (Note 2) Allowable Vss voltage slew rate upon power-up (Note 3) Maximum power dissipation Thermal resistance, junction to ambient Junction temperature Storage temperature	High-side floating supply voltage-0.3High-side floating supply voltage (Note 1)VB-20High-side floating output voltageVS-0.3CSH pin input voltageVS-0.3Low-side fixed supply voltage (Note 1)-0.3Low-side output voltage-0.3Floating input supply voltage (Note 1)-0.3Floating input supply voltage-0.3Floating input supply voltage (Note 1)(see I_DDZ)PWM input voltageVSS -0.3CSD pin input voltageVSS -0.3CSD pin input voltage-0.3GSET pin input voltage-0.3VREF pin voltage-0.3Floating input supply zener clamp current (Note 1)-Low-side supply zener clamp current (Note 1)-Floating supply zener clamp current (Note 1)-Reference output current-Allowable Vs voltage slew rate-Allowable Vss voltage slew rate upon power-up (Note 3)-Maximum power dissipation-Thermal resistance, junction to ambient-Junction temperature-55	High-side floating supply voltage-0.3220High-side floating supply voltage (Note 1) V_B -20 V_B +0.3High-side floating output voltageVs-0.3 V_B +0.3CSH pin input voltageVs-0.3 V_B +0.3Low-side fixed supply voltage (Note 1)-0.320Low-side output voltage-0.3 V_{CC} +0.3Floating input supply voltage-0.3210Floating input supply voltage (Note 1)(see I_{DDZ}) V_{DD} +0.3PWM input voltage V_{SS} -0.3 V_{DD} +0.3PWM input voltage V_{SS} -0.3 V_{DD} +0.3DT pin input voltage-0.3 V_{CC} +0.3GSET pin input voltage-0.3 V_{CC} +0.3VREF pin voltage-0.3 V_{CC} +0.3Floating input supply zener clamp current (Note 1)-10Low-side supply zener clamp current (Note 1)-10Floating supply zener clamp current (Note 1)-5Allowable V_S voltage slew rate-50Allowable V_S voltage slew rate (Note 2)-50Allowable V_{SS} voltage slew rate upon power-up (Note 3)-50Maximum power dissipation-110Thermal resistance, junction to ambient-115Junction temperature150Storage temperature55Storage temperature		

Note1: V_{DD} - V_{SS} , V_{CC} -COM and V_B - V_S contain internal shunt zener diodes. Please note that the voltage ratings of these can be limited by the clamping current.

Note2: For the rising and falling edges of step signal of 10 V; V_{ss} =15 V to 200 V.

Note3: V_{ss} ramps up from 0 V to 200 V.

Recommended Operating Conditions

For proper operation, the device should be used within the recommended conditions below. The V_s and COM offset ratings are tested with supplies biased at I_{DD} =5 mA, V_{CC} =12 V, and V_B - V_S =12 V.

Symbol	Definition Min.		Max.	Units
V _B	High-side floating supply absolute voltage	V _S +10 V	_s +18	V
Vs	High-side floating supply offset voltage	Note 1	100	v
I _{DDZ}	Floating input supply Zener clamp current	1	5	mA
V _{SS}	Floating input supply absolute voltage	0	200	
V _{HO}	High-side floating output voltage	Vs	VB	
V _{CC}	Low-side fixed supply voltage	10	18	
V _{LO}	Low-side output voltage	0	V _{cc}	V
V _{IN}	PWM input voltage	V _{SS}	V _{DD}	
V _{CSD}	CSD pin input voltage	V _{SS}	V _{DD}	
V _{DT}	DT pin input voltage	0	Vcc	
I _{OREF}	Reference output current to COM (Note 2)	0.3	0.8	mA
V _{OCSET} OC	SET pin input voltage	0.5	5	V
T _A Amb	e nt temperature	-40	125	°C
I _{PW}	Input pulse width	10 (note 3)	-	ns

Note 1: Logic operational for V_S equal to -5 V to +200 V. Logic state held for V_S equal to -5 V to $-V_{BS}$.

Note 2: Nominal voltage for V_{REF} is 5 V. I_{OREF} of 0.3 mA to 0.8 mA dictates total external resistor value on V_{REF} to be 6.3 k Ω to 16.7 k Ω .

Note 3: Output logic status may not respond correctly if input pulse width is smaller than the minimum pulse width

Electrical Characteristics

 V_{CC} , V_{BS} = 12 V, I_{DD} =5 mA, V_{SS} =20 V, V_{S} =0 V, C_{L} =1 nF, and T_{A} =25 °C unless otherwise specified.

Symbol	Definition	Min.	Тур.	Max.	Units	Test Conditions
Low-side	Supply					
UV _{CC+}	V _{CC} supply UVLO positive threshold	8.4	8.9	9.4	V	
UV _{CC-}	V _{CC} supply UVLO negative threshold	8.2	8.7	9.2	v	
lacc	Low-side quiescent current	-	-	3	mA	$V_{DT} = V_{CC}$
VCLAMPL	Low-side Zener diode clamp voltage	19.8	20.8	21.8	V	I _{CC} =2 mA
High-side	Floating Supply					
${\sf UV}_{\sf BS^+}$	High-side well UVLO positive threshold					
$\mathrm{UV}_{\mathrm{BS}}$	High-side well UVLO negative threshold	7.8 8.3 8	3.8		v	
I _{QBS}	High-side quiescent current	-	-	1	mA	
I _{LKH}	High- to low-side leakage current	-	-	50	μA	V _B =V _S =200 V
V _{CLAMPH}	High-side Zener diode clamp voltage	19.8	20.8	21.8	V	I _{BS} =2 mA
Floating I	nput Supply					
$\mathrm{UV}_{\mathrm{DD}^{+}}$	V _{DD} , V _{SS} floating supply UVLO positive threshold	8.2 8.7 9	0.2		- vv	-0.\/
UV _{DD-}	UV _{DD-} V _{DD} , V _{SS} floating supply UVLO 7.7 8.2 8.7				_{SS} =0 V	
	Floating input quiescent current	-	-	1	mA	V _{DD} =9.5 V +V _{SS}
V _{CLAMPM}	Floating input Zener diode clamp voltage	9.9 10.4		10.9	V	I _{DD} =2 mA
I _{LKM}	Floating input side to low-side leakage current			50	μA	V _{DD} =V _{SS} =200 V

Electrical Characteristics (cont.)


Symbol	Definition	Min.	Тур.	Max.	Units	Test Conditions
Floating I	WM Input	L		L		
VIH	Logic high input threshold voltage	2.3	_	-	V	
VIL	Logic low input threshold voltage	-	-	1.5	v	
I _{IN+}	Logic "1" input bias current	-	-	40		V _{IN} =3.3 V
I _{IN-}	Logic "0" input bias current	-	-	5	μA	$V_{IN} = V_{SS}$
Protectio	n			•		
V_{REF}	Reference output voltage 4.6		5.1	5.6		I _{OREF} =0.5 mA
$V_{th,OCL}$	Low-side OC threshold in V _S 1.0		1.2	1.4		OCSET=1.2 V, Fig. 13
$V_{\text{th,OCH}}$	High-side OC threshold in V_{CSH}	1.0+ Vs	1.2+ Vs	1.4+ Vs	V	Vs=200 V, Fig. 14
$V_{\text{th},1}$	CSD pin shutdown release threshold	0.62 x V _{DD} 0	.70 x V _{DD} 0	.78 x V _{DD}		
V _{th,2}	CSD pin self reset threshold	0.26 x V _{DD} 0				V _{SS} =0 V
I _{CSD+}	CSD pin discharge current	50	100	150		\/ · E \/
ICSD-	CSD pin charge current	50	100	150	μA V	$_{SD}$ = V $_{SS}$ +5 V
t _{SD}	Shutdown propagation delay from $V_{CSD} > V_{SS} + V_{th,OCH}$ to shutdown			1		Fig. 2
t _{осн}	Propagation delay time from $V_{CSH} > V_{th,OCH}$ to shutdown			1	μs	Fig. 3
t _{OCL}	Propagation delay time from Vs> V _{th,OCL} to shutdown			1		Fig. 4
Gato Driv	er (Fig.5)					
Gale Driv	Output high short circuit current					
lo+	(source)	0.8 1.0		-	A	V₀=0 V, PW <u><</u> 10 µs
lo-	Output low short circuit current (sink)	1.0	1.2	-		V₀=12 V, PW<10 µs
V _{OL}	Low level output voltage		1.2	0.1		<u>v₀-12 v, i v<u>v</u>io pa</u>
V _{OH}	LO – COM, HO - VS High level output voltage			1.4	V	I _o =0 A
1	VCC – LO, VB - HO		45			
t _r	Turn-on rise time	-	15	-		
t _f	Turn-off fall time	- 10 -				
ton_1	High- and low-side turn-on propagation delay, floating inputs	- 105		-		
toff_1	High and low-side turn-off propagation delay, floating inputs	-	90	-		$V_{DT} = V_{CC,}$ $V_{S} = 100 V,$
ton_2	High- and low-side turn-on propagation delay, non-floating inputs	- 105		-		$V_{S} = 100 V,$ $V_{SS} = COM$
toff_2	High- and low-side turn-off propagation delay, non-floating inputs	- 90 -				
DT1	Deadtime: LO turn-off to HO turn-on (DT_{LO-HO}) & HO turn-off to LO turn-on (DT_{HO-LO})	8 15		22	ns	V _{DT} >V _{DT1,} V _{SS} = COM
DT2	Deadtime: LO turn-off to HO turn-on (DT_{LO-HO}) & HO turn-off to LO turn-on (DT_{HO-LO})	15 25 3	5			$V_{DT1} > V_{DT} > V_{DT2,}$ $V_{SS} = COM$
DT3	Deadtime: LO turn-off to HO turn-on (DT_{LO-HO}) & HO turn-off to LO turn-on (DT_{HO-LO})	20 35 50)			V _{DT2} >V _{DT} > V _{DT3,} V _{SS} = COM
DT4	Deadtime: LO turn-off to HO turn-on (DT_{LO-HO}) & HO turn-off to LO turn-on (DT_{HO-LO}) V_{DT} = V_{DT4}	25 45 60)			V _{DT3} >V _{DT,} V _{SS} = COM

Electrical Characteristics (cont.)


Symbol	Definition	Min.	Тур.	Max.	Units	Test Conditions
V _{DT1}	DT mode select threshold 2	0.51 · (V _{cc})	0.57·(V _{cc})	0.63·(V _{cc})		
V _{DT2}	DT mode select threshold 3	0.32·(V _{cc})	0.36·(V _{cc})	0.40·(V _{cc})	V	
V _{DT3}	DT mode select threshold 4	0.21·(V _{cc}) 0	.23·(V cc) 0.	25·(Vv		

Lead Definitions

Pin #	Symbol D	escription
1	VDD	Floating input positive supply
2	CSD	Shutdown timing capacitor, referenced to VSS
3	IN	PWM non-inverting input, in phase with HO
4	VSS	Floating input supply return
5	NC	
6	VREF	5 V reference output for setting OCSET
7	OCSET	Low-side over-current threshold setting, referenced to COM
8	DT	Input for programmable deadtime, referenced to COM
9	COM	Low-side supply return
10	LO Low-	si de output
11	VCC	Low-side logic supply
12	NC	
13	VS	High-side floating supply return
14	HO High	-side output
15	VB	High-side floating supply
16	CSH	High-side over-current sensing input, referenced to VS



Block Diagram






Figure 1: Switching Time Waveform Definitions






Figure 2: CSD to Shutdown Waveform Definitions








Figure 4: $V_s > V_{TH,SCL}$ to Shutdown Waveform Definitions

Functional Description

Floating PWM Input

The IRS20954 has a floating input interface which enables easy half bridge implementation. Three pins, V_{DD}, CSD and IN, are referenced to V_{SS}. As a result, the PWM input signal can be directly fed into IN referencing ground, which is typically middle point of DC bus in a half bridge configuration.

The IRS20954 also has a non-floating input with V_{SS} tied to COM.




Figure 5: Floating PWM Input Structure

Over-Current Protection (OCP)

The IRS20954 features over-current protection to protect the power MOSFET from over load conditions. The IRS20954 enters shutdown mode when it detects over-current condition either from low-side or high-s ide current sensing. The timing control block measures resume timing interval with an external timing capacitor Ct. All the critical timing of the over-current protection is specified and guaranteed for secure protection.

The sequence on the over-current detection is:

- 1. As soon as either high or low-side current sensing block detects over-current condition, the OC Latch (OCL) flips and shutdowns the outputs LO and HO.
- The CSD pin starts discharging the external capacitor Ct.
- 3. W hen V_{SCD} crosses the lower threshold V_{th2}, the output signal from the COMP2 resets the OCL.
- 4. The CSD pin starts charging the external capacitor Ct.
- 5. W hen V_{SCD} crosses the upper threshold V_{th1}, the COMP1 flips and enables shutdown signal released.
- 6. If one of current sensing block detects over-current condition, the sequence is repeated until the cause of over-current goes away.

IRS20954SPBF




Figure 6: Over-Current Protection Timing Chart

Protection Control

The internal pr otection control block man ages operational mode between shutdown and normal, with a help from CSD pin. Shutdown mode forces LO and HO to output 0 V to the COM and V_S respectively to turn the power MOSFET off.

The external capacitor pin, CSD, provides five functions.

- 1. Power up delay timer for self reset configuration
- 2. Self-reset configuration
- 3. Shutdo wn input
- 4. Latche d protection configuration
- 5. Shutdown status output (host I/F)




Figure 7: Shutdown Functional Block Diagram

Self Reset Protection

By simply putting a capacitor between the CSD and V_{SS}, the OCP in the IRS20954 acts as a self.




Figure 8: Self-Reset Protection Configuration

Designing Ct

Timing capacitor Ct programs the protection resume interval timing t_{PR} given as:

$$t_{PR} = 1.1 \cdot \frac{C_t \cdot V_{DD}}{I_{CSD}} \quad [s]$$

or

$$C_t = \frac{t_{PR} \cdot I_{CSD}}{1.1 \cdot V_{DD}} \quad [F]$$

For example, t_{PR} is 1.2 s with a 10 µF capacitor for V_{DD} =10.8 V. The start-up time t_{SU} , from power-up to shutdown release, is given as:

$$t_{SU} = 0.7 \cdot \frac{C_t \cdot V_{DD}}{I_{CSD}} \text{ [s]}$$

or


$$\begin{split} C_t &= \frac{t_{SU} \cdot I_{CSD}}{0.7 \cdot V_{DD}} \quad \text{[F]} \\ \text{w} & \text{here } I_{CSD} \text{ is charge/discharge current in CSD pin, 100 } \mu\text{A.} \\ V_{DD} \text{ is supply voltage respect to } V_{SS.} \end{split}$$


Protection-resume timing t_{PR} should be long enough to avoid over heating and failure of the MOSF ET from the repetitive sequences of s hutdown and resume when the load is in continuous short circuit. In most of applications, the minimum recommended protection-resume timing t_{PR} is 0.1 s.

Shutdown Input

By externally discharging Ct do wn to b elow V_{th2} , for example with a tran sistor shown in Fig. 9, the IR S20954 enters shutdown mode. The operation resumes when the voltage of CSD pin comes back an d cross the up per threshold of CSD, V_{th1} , by its charging process.

IRS20954SPBF





Latched Protection

Connecting CSD to V_{DD} through a 10 k Ω or less resistor configures the IRS20954 as a latched over-current protection. The over-current protection stays in shutdown mode after over-current condition detected. To reset the latch status, an external reset switch brings CSD pin voltage down below the lower threshold, V_{th2} . Minimum reset pulse width required is 200 ns.




Figure 10: Latched Protection Configuration

Interfacing with System Controller

The IRS20954 communicates with external system controller by adding simple interfacing circuit shown in F ig. 11. A generic PNP-B JT U1, such as 2N390 6, is to send out SD signal when OC P event happ ens b y ca pturing sinking current in CSD pin. Another g eneric NPN-BJT U2, such as 2N3 094, is to reset the intern al protection logic by pulling the CSD voltage below V_{th2} . Note that the CSD pin is configured as a latched type OCP in this configuration.




Figure 11: Interfacing System Controller

Programming OCP Trip Level

In a Class D a udio amplifier, the direction of the load current alternates according to the audio input signal. An overcurrent condition can therefore happen during either a positive current cycle or a negative current cycle. The IRS20954 uses $R_{DS(ON)}$ in the output MOSFET as current sensing resistors. Due to the high voltage IC structural constraints, high and I ow-side have d ifferent implem entations of curre nt sensing. Once measured current gets exceeded predetermined threshold, OC output signal is fed to the protection block to shutdown the MOSFET to protect the devices.

IRS20954SPBF




Figure 12: Bi-Directional Over-Current Protection

Low-side Over-Current Sensing

For the negative load current, low-side over-current sensing monitors over load condition and shutdown the switching operation if the load current exceeds the preset trip level.

The low-side current sensing is based on measurement of V_{DS} during the low-side MOFET on state. In order to avoid incorrect current value due to overshoot, V_S sensing ignores the first 200 ns signal after LO turned on.

OCSET pin is to progr am the threshold for I ow-side over-current sensing. The threshold voltage at V_S pin turning on the OC protection is the same as the voltage applied to the OCSET pin to COM. It is recommended to use V_{REF} to supply a reference voltage to a resistive divider, R4 and R5, generating a voltage to OCSET for better immunity against V_{CC} fluctuations.




Figure 13: Low-Side Over-Current Sensing

Since the sen sed voltage of V s is compared with the voltages fed to the OCSET pin, the required voltage of OC SET with respect to COM for a trip level I_{TRIP+} is:

$V_{OCSET} = V_{DS(LOW-SIDE)} = I_{TRIP+} \times R_{DS(ON)}$

In order to neglect the input bias current of OCSET pin, it is recommended to use 10 k Ω total for R4 and R5 to drain 0.5 mA through the resistors.

High-side Over-Current Sensing

For the positive load current, high-side over-current sensing monitors over load condition by measuring V_{DS} with CSH and Vs pins and shutdown the operation. The CSH pin is to detect the drain-to-source voltage refers to the V_S pin which is the source of the high-side MOSFET. In order to neglect overshoot ringing at the switching edges, CSH sensing circuitry starts monitoring after the first 300 ns the HO is on by blanking the signal from CSH pin.

In contrast to the lo w-side current sensing, the threshold of CSH pin to e ngage OC protection is internally fixed at 1.2 V. An external resistive divider R2 and R3 can be used to program a higher threshold.

An external reverse blocking diode, D1, is to block high voltage feeding into the CSH pin while high-side is off. By subtracting a forward voltage drop of 0.6 V at D1, the minimum threshold which can be set in the high-side is 0.6 V across t he drain to source.

With the configuration in Fig. 14, the voltage in CSH is:

$$V_{CSH} = \frac{R3}{R2 + R3} \cdot \left(V_{DS(HIGHSIDE)} + V_{F(D1)} \right)$$

Where:

 $V_{DS(HIGH-SIDE)}$ is drain to source voltage of the high-side MOSFET in its ON state

 $VF_{(D1)}$ is the forward drop voltage of D1

Since $V_{DS(HIGH-SIDE)}$ is determined by the product of drain current I_D and $R_{DS(ON)}$ in the high-side MOSFET. V_{CSH} can be written as:

$$V_{CSH} = \frac{R3}{R2 + R3} \cdot \left(R_{DS(ON)} \cdot I_D + V_{F(D1)} \right)$$

 $\frac{R2}{R3} = \frac{V_{DS} + V_F}{Vth_{OCH}} - 1$

The reverse blocking diode D1 is forward biased by a 10 k Ω resistor R1 when the high-side MOSFET is on.




Figure 14: Programming High-side Over-Current Threshold

OCP Design Example

High-side Over-current Setting

Fig. 14 demonstrates the typical peripheral circuit of high-side current sensing. For example, the over-current protection level is set to trip at 30 A with a MOSFET with $R_{DS(ON)}$ of 100 m Ω , the component values of R2 and R3 are calculated as:

Choose R2+R3=10 kΩ, thus $R_3 = 10k\Omega - R_2$.

 $R_3 = 10 k\Omega \frac{Vth_{OCH}}{V_{DS} + V_F}$

 $\begin{array}{l} Vth_{OCL} = 1.2 \ V \\ V_F = 0.6 \ V \\ V_{DS@ID=30A} = 100 \ m\Omega \ x \ 30 \ A = 3 \ V \end{array}$

 V_{DS} is the voltage drop at I_D =30 A across $R_{DS(ON)}$ of the high-side MOSFET. V_F is a forward voltage of reverse blocking diode, D1. The values of R2 and R3 from the E-12 series are: R2 = 6.8 k Ω R3 = 3.3 k Ω

Choosing the Right Reverse Blocking Diode

The reverse blocking diode D1 is determined by voltage rating and speed. To block b us voltage, reverse voltage has to be higher than (+B)-(-B). Also the reverse recovery time needs to be as fast as the bootstrap charging diode. The Philips BAV21W, 200 V, 50 ns high speed switching diode, is more than sufficient.

www.irf.com

Low-side Over-current Setting

Designing with the same MOSFET as in high-side with $R_{DS(ON)}$ of 100 m Ω , the OCSET voltage, V_{OCSET} , to set 30 A trip level is given by:

 $V_{OCSET} = I_{TRIP+} \times R_{DS(ON)} = 30 \text{ A} \times 100 \text{ m}\Omega = 3.0 \text{ V}$

Choose R4+R5=10 k Ω for proper loading of VREF pin, thus

$$R_{5} = \frac{V_{OCSET}}{V_{REF}} \cdot 10 \ k\Omega$$
$$= \frac{3.0V}{5.1V} \cdot 10 \ k\Omega$$
$$= 5.8 \ k\Omega$$

W here V_{REF} is the output voltage of VREF pin, 5.1 V typical.

Choose R5 = 5.6 k Ω and R4 = 3.9 k Ω from E-12 series.

In general, $R_{DS(ON)}$ has a positive temperature coefficient that nee ds to be considered when the thres hold level is being set. Although this characteristic is preferable from a device protection point of view, these variation needs to be considered as well as variations of external or internal component values.

Deadtime Generator


The deadtime generator block provides a blanking time between the high-side on and low-side on to avoid a simultaneous on state causing shoot-through. The IRS 20954 has an internal deadtime generation block to reduce the number of external components in the output stage of a Class D audio amplifier. Selectable deadtime programmed through the DT/SD pin voltage is an easy and reliable function, which requires only two external resistors. This selectable deadtime way of setting prevents outside noise from modulating the switching timing, which is critical to the audio performances.

How to Determine Optimal Deadtime

The effective deadtime in an actual application differs from the deadtime specified in this datasheet due to finite s witching fall time, t_f . The deadtime value in this datasheet is defined as the time period from the starting point of turn-off on one side of the switching stage to the starting point of turn-on on the other side as shown in Fig. 15. The fall time of MOSFET gate voltage must be subtracted from the deadtime value in the datasheet to determine the effective dead time of a Class D audio amplifier.

(Effective deadtime) = (Deadtime in datasheet) – (fall time, t_f)

IRS20954SPBF






A longer dead time per iod is required for a MOSF ET with a larger gate charge value because of the longer t_f . A shorter effective deadtime setting is always beneficial to achieve better linearity in the Class D switching stage. However, the likelihood of shoot-through current increases with narrower deadtime settings in mass production. Negative values of effective d eadtime may cause e xcessive he at dissip ation in the MOSF ETs, potent ially I eading to serio us damag e. To calculate the optimal deadtime in a given application, the fall time tf for both output voltages, HO and LO, in the actual circuit needs to be measured. In addition, the effective d eadtime c an a lso vary with t emperature and device parameter variations. Therefore, a minimum effective de adtime of 10 ns is recommended to avoid shoot-through current over the range of operating tem peratures and supply voltages.

Programming Deadtime

DT pin provides a function setting deadtime. The IRS20954 determines its deadtime based on the voltage applied to the DT pin. An internal comparator trans lates which pre-determined dea dtime is b eing used b y comparing internal reference voltages. Threshold voltages for each mode are set internally by a resistive voltage divider off V_{CC} , negating the need of using a precise absolute voltage to set the mode. The relationship between the operation mode and the voltage at DT pin is illustrated in the Fig. 16 below.





IRS20954SPBF

Table 1 shows suggested values of resistance for setting the de adtime. Resistors with up to 5% tolerance can be used if these listed values are followed.




Figure 17: External Resistor

Deadtime mode	R6 R7		DT/SD voltage
DT1	<10 kΩ	Open	(V _{cc})
DT2	5.6 kΩ	4.7 kΩ	0.46(V _{cc})
DT3	8.2 kΩ	3.3 kΩ	0.29(V _{cc})
DT4	Open	<10 kΩ kΩ	COM

 Table 1: Suggested Resistor Values for Deadtime Settings

Power Supply Considerations

Supplying V_{DD}

 V_{DD} is designed to be supplied with the internal zener diode clamp. V_{DD} supply current I_{DD} can be estimated by:

 $I_{DD} = 1.5 \text{ mA x } 300 \text{ x } 10^{-9} \text{ x switching frequency} + 0.5 \text{ mA} + 0.5 \text{ mA}$ (Dynamic power consumption) (Static) (zener bias)

The resistance of R_{dd} to feed this I_{DD} therefore is:

$$Rdd \le \frac{V_{+B} - 10.8V}{I_{DD}} \quad [\Omega]$$

In case of 400 kHz average PWM switching frequency, the required I_{DD} is 1.18 mA. A condition using 50 V power supply voltage yields R_{dd} =33 k Ω .

Make sure I_{DD} is below the maximum zener diode bias current, I_{DDZ} , at static state conditions such as a condition with no PWM input.

$$I_{DDZ} \ge \frac{V_{+B} - 10.8V}{Rdd} - 0.5 \ mA$$

IRS20954SPBF




Figure 18: Supplying V_{DD}

Charging V_{BS} Prior to start

The high-side bootstrap power supply can be charged up through a resistor from the positive supply bus to V_B pin by utilizing an internal 20.8 V zener diode clamp between V_B and V_S . Advantage of this scheme is to eliminate the minimum duration required for the initial low-side ON.

To determine the requirement for Rcharge, following condition has to be met;

 $I_{CHARGE} > I_{QBS}$

Where I_{CHARGE} is a required charging current through Rcharge I_{QBS} is high-side quiescent current

Note that Rcharge can drain floating supply charge during on state of high-side, which limits maximum PWM modulation index capability of the system. Rcharge should be large enough not to discharge the floating power supply during the high-side ON.




Figure 19: Bootstrap Supply Pre-Charging

Start-up Sequence (UVLO)

The protection control block monitors the status of the power supply of V_{DD} and V_{CC} whether the voltages are above the Under Voltage Lock out threshold. The LO and HO of the IRS2095 4 are disabled by shut down until the U VLO of V _{CC} and V _{DD} are released and CSD timer capacitor Ct is charged up. After the UVLO of V _{CC} is released, CSD pin resets power-on timer. At the

IRS20954SPBF

time the voltage at CSD pin r eached the release threshold, V_{th1} , shutdown logic enables LO and HO. The OC detection blocks for the low-side and high-side are disabled until UVLO of V_{CC} and V_{BS} are released.

Power-down Sequence

As soon as V_{DD} or V_{CC} reaches the UV LO negative going threshold, protection logic makes LO and HO 0 V to turn off the MOSFET.




Figure 20: IRS20954 Power-Down Timing Chart


Power Supply Decoupling

As the IRS20954 contains analog circuitry, careful attention to the power supply decoupling should be taken to achieve proper operation. Ceramic capacitors of 0.1 µF or more close to the power supply pins are recommended.

Please also refer to the application note AN-978 for general considerations of high voltage gate driver IC.

Vss Negative Bias Clamping

There is a case that V _{SS} can go below the COM potential such as a case missing negative supply in dual supply configuration. This causes excessive negative V_{SS} voltage to dama ge the IRS20954. It is recomme nded to have a diode to clamp potential negative bias to V_{SS}, if there is a possibility. A standard recovery 1 A diode such as 1N4002 is sufficient in most cases for this purpose.



International **IOR** Rectifier

Not recommended for new designs. Please use IRS20955.

IRS20954SPBF

Figure 21: Negative V_{SS} Clamping

Junction Temperature Estimation

The power dissipation in the IRS20954 consists of following dominant items;

- P MID: dissipation in floating input logic and protection
- P LOW: dissipation in low-side
- P HIGH: dissipation in high-side

1. P ______ Dissipation in Floating Input Section

The dissipation in floating input section is given by;

$$P_{MID} = P_{ZDD} + P_{LDD}$$

$$\approx \frac{V_{+BUS} - V_{DD}}{R_{DD}} \cdot V_{DD}$$

Where

 $\begin{array}{l} P_{ZDD} \text{ is dissipation from internal zener diode clamping } V_{DD} \text{ voltage.} \\ P_{LDD} \text{ is dissipation from internal logic circuitry.} \\ V_{\text{HBUS}} \text{ is positive bus voltage feeding } V_{DD} \text{ from.} \\ R_{DD} \text{ is a resistor feeding } V_{DD} \text{ from } V_{\text{HBUS}}. \end{array}$

For obtaining a value of R_{DD}, refer to Supplying V_{DD} section above.

2. P LOW: Dissipation in Low-side

The dissipation in low-side includes loss from logic circuitry and loss from driving LO, and is given by;

$$P_{LOW} = P_{LDD} + P_{LO}$$

$$= \left(I_{QCC} \cdot V_{CC} \right) + \left(VCC \cdot Q_g \cdot f_{SW} \cdot \frac{R_o}{R_o + R_g + R_{g(int)}} \right)$$

Where

 $\mathsf{P}_{\mathsf{LDD}}$ is dissipation from internal logic circuitry. P_{LO} is dissipation from gate drive stage to LO. R_{O} is equivalent output impedance of LO, typically 10 Ω for the IRS20954. $\mathsf{R}_{\mathsf{g(int)}}$ is internal gate resistance of MOSFET. R_{g} is external gate resistance. Qg is total gate charge of low-side MOSFET.

3. P HIGH: Dissipation in High-side

The dissipation in high-side includes loss from logic circuitry and loss from driving LO and is given by;

$$P_{HIGH} = P_{LDD} + P_{HO}$$

$$= \left(I_{QBS} \cdot V_{BS} \right) + \left(V_{BS} \cdot Q_g \cdot f_{SW} \cdot \frac{R_o}{R_o + R_g + R_{g(int)}} \right)$$

Where

 $\begin{array}{l} \mathsf{P}_{\mathsf{LDD}} \text{ is dissipation from internal logic circuitry.} \\ \mathsf{P}_{\mathsf{HO}} \text{ is dissipation from gate drive stage to LO.} \\ \mathsf{R}_{\mathsf{O}} \text{ is equivalent output impedance of HO, typically 10 } \Omega \text{ for the IRS20954.} \\ \mathsf{R}_{\mathsf{g}(\mathsf{int})} \text{ is internal gate resistance of high-side MOSFET.} \\ \mathsf{R}_{\mathsf{g}} \text{ is external gate charge of high-side MOSFET.} \end{array}$

Then, total dissipation Pd is given by;


 $P_{d} = P_{\rm MID} + P_{\rm LOW} + P_{\rm HIGH}$

Estimated Tj from the thermal resistance between ambient and junction temperature, Rth_{JA};


 $T_i = Rth_{JA} \cdot P_d + T_A < 150 \ ^\circ C$

IRS20954SPBF

Case Outline




IRS20954SPBF



CARRIER TAPE DIMENSION FOR 16SOICN


	Metric		Imp	erial
Code	Min	Max	Min	Max
А	7.90	8.10	0.311	0.318
B 3.9	0	4.10	0.153	0.161
С	15.70	16.30	0.618	0.641
D	7.40	7.60	0.291	0.299
E	6.40	6.60	0.252	0.260
F	10.20	10.40	0.402	0.409
G	1.50	n/a	0.059	n/a
Н	1.50	1.60	0.059	0.062



REEL DIMENSIONS FOR 16SOICN

	Metric		Imperial	
Code	Min	Max	Min	Max
А	329.60	330.25	12.976	13.001
В	20.95	21.45	0.824	0.844
С	12.80	13.20	0.503	0.519
D	1.95	2.45	0.767	0.096
E	98.00	102.00	3.858	4.015
F	n/a	22.40	n/a	0.881
G	18.50	21.10	0.728	0.830
Н	16.40	18.40	0.645	0.724

LEAD-FREE PART MARKING INFORMATION



ORDER INFORMATION

16-Lead SOIC IRS20954SPbF

16-Lead SOIC Tape & Reel IRS20954STRPbF



SO-16 package is MSL3 qualified. This product has been designed and qualified for the industrial level. Qualification standards can be found at <u>IR's</u> Web Site <u>http://www.irf.com/</u> WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245 Tel: (310) 252-7105 Data and specifications subject to change without notice 07/05/2007