

Bluetooth® 4.2 Stereo Audio SoC

Introduction

The IS2062/64 products are part of the Bluetooth Dual Mode family of stereo audio System on Chip (SoC) devices.

- Flash-based devices:
 - The IS2062GM and IS2064GM SoCs are offered in LGA packages and contain in-package Flash, which allows for firmware updates.
- · ROM-based devices:
 - The IS2064S and IS2064B natively supports Stereo Mode functionality in ROM. This allows for audio playback on two devices. Some Bluetooth parameters can be customized and stored in an internal EEPROM. These products are offered in QFN and BGA packages.

Features

- Qualified for Bluetooth v4.2 specification
- Bluetooth audio profiles:
 - A2DP 1.3
 - AVRCP 1.6
 - HFP 1.6
 - HSP 1.2
 - SPP 1.2
- Bluetooth Low Energy (BLE):
 - Generic access service
 - Device information service
 - Proprietary services for data communication
 - Apple Notification Center Service (ANCS)
- Supports 16 kHz High Definition (HD) voice
- · Audio interfaces:
 - I²S digital output (IS2064GM and IS2064S/B)
 - Analog output
 - Auxiliary input
 - Microphone input
- Supports firmware upgrade (IS2062GM/64GM)
- Integrated battery charger (up to 350 mA)

Baseband Features

- 16 MHz main clock input
- Built-in Flash memory for programing (8 Mbit) (IS2062GM/64GM)
- **Built-in EEPROM**
- Connects simultaneously to two hosts over HFP/A2DP and SPP/BLE
- Adaptive Frequency Hopping (AFH)

Audio Codec

- Sub-band Coding (SBC) decoding and Advanced Audio Coding (AAC) decoding (IS2062GM/64GM)
- 20-bit Digital-to-analog Converter (DAC) with 98 dB SNR
- 16-bit Analog-to-digital Converter (ADC) with 92 dB SNR
- Supports up to 24-bit, 96 kHz I²S digital audio (IS2064GM and IS2064S/B)

RF Features

- Transmit output power: +2 dBm
- Receive sensitivity: -90 dBm (2 Mbps Enhanced Data Rate (EDR))
- Combined Tx/Rx RF terminal simplifies external matching and reduces external antenna switches
- Tx/Rx RF switch for Class 2 or Class 3 applications
- Integrated synthesizer requires no external voltage-controlled oscillator (VCO), varactor diode, and resonator or loop filter
- Crystal oscillator with built-in digital trimming compensates for temperature or process variations

DSP Audio Processing

- Includes a 32-bit DSP core
- Synchronous Connection-Oriented (SCO) channel operation
- 8/16 kHz noise suppression
- 8/16 kHz acoustic echo cancellation
- Modified Sub-Band Coding (MSBC) decoder for wide band speech
- Built-in High Definition Clean Audio (HCA) algorithms for both narrow band and wideband speech processing
- Packet Loss Concealment (PLC)
- Built-in audio effect algorithms to enhance audio streaming
- Serial Copy Management System (SCMS-T) content protection

Package Details

Table 1. PACKAGE DETAILS

Parameter	IS2062GM	IS2064GM	IS2064S	IS2064B
Package type	LGA	LGA	QFN	BGA
Pin count	56	68	68	61

Datasheet DS60001409D-page 2 © 2017 Microchip Technology Inc.

Parameter	IS2062GM	IS2064GM	IS2064S	IS2064B
Contact/Lead Pitch	0.4	0.4	0.4	0.5
Package size	7x7x1.0	8x8x1.0	8x8x0.9	5x5x0.9

Note: All dimensions are in millimeters (mm) unless specified.

Peripherals

- UART interface for host MCU communication
- Full-speed USB 1.1 interface (IS2064GM and IS2064S)
- Built-in lithium-ion (Li-lon) and lithium-polymer (Li-Po) battery charger (up to 350 mA)
- Integrated 1.8V and 3V configurable voltage regulators
- Built-in ADC for battery monitoring, voltage sensor and charger thermal protection
- Built-in under voltage protection (UVP)
- LED drivers: 2 (IS2062GM and IS2064B) and 3 (IS2064GM and IS2064S)

Operating Condition

Operating voltage: 3.2V to 4.2V

Operating temperature : -20℃ to +70℃

Applications

- Headsets and headphones (IS2062GM and IS2064B)
- Portable speakers
- Earbuds and neckbands (IS2064B)

Table of Contents

Inti	oduc	etion	1
Fe	ature	S	1
Ва	sebaı	nd Features	2
Au	dio C	odec	2
RF	Feat	tures	2
		idio Processing	
		-	
		e Details	
Pe	riphe	rals	3
Ор	eratir	ng Condition	3
Ар	plicat	tions	3
1.	Devi	ice Overview	6
	1.1. 1.2.	Key FeaturesPin Details	
2.	Audi	io	20
	2.1.	Digital Signal Processor	20
	2.2.	Codec	
	2.3.2.4.	Auxiliary Port Analog Speaker Output	
3.	Tran	nsceiver	
-	3.1.	Transmitter	
	3.2.	Receiver	
	3.3.	Synthesizer	25
	3.4.	Modem	
	3.5.	Adaptive Frequency Hopping (AFH)	25
4.	Micr	ocontroller	26
	4.1.	Memory	26
	4.2.	External Reset	26
	4.3.	Reference Clock	26
5.	Pow	er Management Unit	28
	5.1.	Charging a Battery	28
	5.2.	Voltage Monitoring	28
	5.3.	Low Dropout Regulator	28
	5.4.	Switching Regulator	29

	5.5.	LED Driver	
	5.6.	Under Voltage Protection	
	5.7.	Ambient Detection	29
6.	Appli	ication Information	31
	6.1.	Power Supply	31
	6.2.	Host MCU Interface	31
	6.3.	Configuration and Firmware Programming	37
	6.4.	General Purpose I/O pins	37
	6.5.	I ² S Mode Application	38
7.	Ante	nna Placement Rule	40
8.	Elect	trical Characteristics	42
	8.1.	Timing Specifications	47
9.	Pack	aging Information	50
	9.1.	Package Marking Information	50
	9.2.	Package Details	50
10.	Reflo	ow Profile and Storage Condition	59
	10.1.	Solder Reflow Recommendation	59
	10.2.	Storage Condition	59
11.	Orde	ering Information	60
12.	Refe	rence Circuit	61
13.	Docu	ument Revision History	84
	The M	ficrochip Web Site	85
		mer Change Notification Service	
	Custo	mer Support	85
	Micro	chip Devices Code Protection Feature	85
	Legal	Notice	86
	Trade	marks	86
	Qualit	y Management System Certified by DNV	86
	World	wide Sales and Service	88

1. Device Overview

The IS2062/64 SoC integrates:


- Bluetooth 4.2 dual-mode radio transceiver
- Power Management Unit (PMU)
- Microcontroller (MCU)
- · Audio codec
- Crystal oscillator
- 32-bit DSP
- Flash (IS2062GM/64GM)
- EEPROM

The IS2062/64 SoC is configured using an UI tool.

Note: The UI tool is a Windows[®] based configuration utility tool, which is available for download from the Microchip website at http://www.microchip.com/wwwproducts/en/IS2062 and http://www.microchip.com/wwwproducts/en/IS2064.

The following figure illustrates the block diagram of the IS2062/64 SoC.

Figure 1-1. BLOCK DIAGRAM OF IS2062/64 SOC



Note:

- 1. IS2062GM.
- 2. IS2064GM.
- 3. IS2064S.
- 4. IS2064B.

1.1 **Key Features**

The following table provides the key features of the IS2062/64 family.

Table 1-1. KEY FEATURES

Feature	IS2062GM	IS2064GM	IS2064S	IS2064B
Application	Headset/Speaker	Speaker	Speaker	Headset
Flash/ROM	Flash	Flash	ROM	ROM
Stereo mode	Yes/ Programmable	Yes/ Programmable	Yes	Yes
Package	LGA	LGA	QFN	BGA
Pin/Ball count	56	68	68	61
Dimensions (mm)	7x7	8x8	8x8	5x5
Audio DAC output	2-channel	2-channel	2-channel	2-channel
DAC (single-ended) SNR at 2.8V (dB)	-98	-98	-98	-98
DAC (capless) SNR at 2.8V (dB)	-96	-96	-96	-96
ADC SNR at 2.8V (dB)	-92	-92	-92	-92
I ² S digital output	No	Yes	Yes	Yes
Analog output	Yes	Yes	Yes	Yes
Analog Auxiliary-Input	Yes	Yes	Yes	Yes
Mono microphone	2	1	1	2
External audio amplifier interface	Yes	Yes	Yes	Yes
UART	Yes	Yes	Yes	Yes
Full-speed USB 1.1	No	Yes	Yes	No
LED driver	2	3	3	2
Integrated DC-DC step- down regulator	1	1	1	1
Integrated LDO regulator	2	2	2	2
DC 5V adaptor input	Yes	Yes	Yes	Yes

DS60001409D-page 7 **Datasheet** © 2017 Microchip Technology Inc.


Feature	IS2062GM	IS2064GM	IS2064S	IS2064B
Battery charger (350 mA maximum)	Yes	Yes	Yes	Yes
ADC for charger thermal protection	Yes	Yes	Yes	Yes
Under Voltage Protection (UVP)	Yes	Yes	Yes	Yes
GPIO	10	15	15	10
EEPROM	128K	128K	256K	128K
Multitone	Yes	Yes	Yes	Yes
DSP functions (audio playback and voice call)	Yes	Yes	Yes	Yes
BLE	Yes	Yes	Yes	Yes
Bluetooth profiles				
A2DP	1.3	1.3	1.3	1.3
AVRCP	1.6	1.6	1.6	1.6
HFP	1.6	1.6	1.6	1.6
HSP	1.2	1.2	1.2	1.2
SPP	1.2	1.2	1.2	1.2

1.2 Pin Details

The following figure illustrates the pin diagram of the IS2062GM.


Figure 1-2. IS2062GM PIN DIAGRAM






The following figure illustrates the pin diagram of the IS2064GM.

Figure 1-3. IS2064GM PIN DIAGRAM




The following figure illustrates the pin diagram of the IS2064S.

Figure 1-4. IS2064S PIN DIAGRAM



The following figure illustrates the pin diagram of the IS2064B.

Figure 1-5. IS2064B PIN DIAGRAM



The following table provides the pin description of the IS2062GM, IS2064GM, IS2064S and IS2064B.

Note: The conventions used in the below table are indicated as follows:

- I = Input pin
- O = Output pin
- I/O = Input/Output pin
- P = Power pin

Table 1-2. PIN DESCRIPTION

IS2062GM Pin No	IS2064GM and IS2064S Pin No	IS2064B Ball No	Pin Type	Pin Name	Description
53	1	_	Р	VDDAO	Power supply (3.0V to 3.6V) dedicated to codec output amplifiers; connect to CODEC_VO pin
54	2	A4	0	AOHPM	Headphone common mode output/ sense input
55	3	А3	0	AOHPL	Left channel, analog headphone output
56	4	A2	Р	VDDA	Analog reference voltage. Do not connect, for internal use only
1	5	В3	Р	VCOM	Internal biasing voltage for codec, connect a 4.7 µF capacitor to ground
4	6	C1	ı	MIC_N1	MIC1 mono differential analog negative input
5	7	D1	I	MIC_P1	MIC1 mono differential analog positive input
2	_	A1	ı	MIC_N2	MIC2 mono differential analog negative input
3	_	B1	I	MIC_P2	MIC2 mono differential analog positive input
6	8	C2	Р	MIC_BIAS	Electric microphone biasing voltage
7	9	E1	I	AIR	Right channel, single-ended analog input
8	10	F1	ı	AIL	Left channel, single-ended analog input
9	11	D2	Р	VDD_CORE	Core 1.2V power input; connect to CLDO_O pin; connect to GND through a 1 µF (X5R/X7R) capacitor
10	12	_	0	P1_2	I ² C SCL (Internal EEPROM clock), do not connect
11	13	E2	I/O	P1_3	I ² C SDA (Internal EEPROM data) requires external 4.7 kOhm pull-up resistor
12	14	F2	I	RST_N	System Reset (active-low)
13	15	B2	Р	VDD_IO	I/O power supply input (3.0V to 3.6V); connect to LDO31_VO;

IS2062GM Pin No	IS2064GM and IS2064S Pin No	IS2064B Ball No	Pin Type	Pin Name	Description
					connect to GND through a 1 μF (X5R/X7R) capacitor
14	16	G1	I/O	P0_1	Configurable control or indication pin (Internally pulled-up, if configured as an input) FWD key when Class 2 RF (default), active-low Class 1 Tx control signal for external RF Tx/Rx switch, active-high
15	17	G2	I/O	P2_4	For IS2062GM/64GM (Flash variant): External address bus negative, System configuration pin along with the P2_0 and EAN pins can be used to set the SoC in any one of the following three modes: • Application mode (for normal operation) • Test mode (to change EEPROM values), and • Write Flash mode (to load a new firmware into the SoC), see Table 6-1 For IS2064S/B (ROM variant): Do not connect this pin
16	18	H2	I/O	P0_4	Configurable control or indication pin (Internally pulled-up, if configured as an input) Out_Ind_1
17	19	НЗ	I	P1_5	Configurable control or indication pin (Internally pulled-up, if configured as an input) Slide switch detector, active-high Out_Ind_1 Master/Slave mode control
18	20	H4	0	HCI_RXD	HCI UART data input
19	21	H5	I	HCI_TXD	HCI UART data output
20	22	H1	Р	CODEC_VO	LDO output for codec power

IS2062GM Pin No	IS2064GM and IS2064S Pin No	IS2064B Ball No	Pin Type	Pin Name	Description
21	23	J1	Р	LDO31_VIN	LDO input, connect to SYS_PWR
22	24	J2	I	LDO31_VO	3V LDO output for VDD_IO power, do not calibrate
23	25	J3	Р	ADAP_IN	5V power adapter input, used to charge the battery in case of Li-lon battery power applications
24	26	J4	Р	BAT_IN	Power Supply input. Voltage range: 3.2V to 4.2V. Source can either be a Li-lon battery or any other power rail on the host board
25	27	H6	Р	AMB_DET	Analog input for ambient temperature detection
26	28	J5	Р	SAR_VDD	SAR 1.8V input; connect to BK_O pin
27	29	J6	Р	SYS_PWR	System power output derived from the ADAP_IN or BAT_IN. Do not connect, for internal use only
28	30	J7	I	BK_VDD	1.8V buck VDD power input; connect to SYS_PWR pin
29	31	J8	I	BK_LX	1.8V buck regulator feedback path
30	32	J9	I	BK_O	1.8V buck regulator output. Do not connect to other devices. For internal use only
31	33	Н9	Р	MFB	 Multi-Function Button and power-on key UART RX_IND, active-high (used by host MCU to wake-up the Bluetooth system)
_	34	_	Р	LED3	LED driver 3
33	35	G9	Р	LED2	LED driver 2
32	36	F9	Р	LED1	LED driver 1
_	37	_	Р	P3_7	Configurable control or indication pin (Internally pulled-up, if configured as an input) • UART TX_IND, active-low (used by Bluetooth system to wake-up the host MCU)

IS2062GM Pin No	IS2064GM and IS2064S Pin No	IS2064B Ball No	Pin Type	Pin Name	Description
_	38	_	Р	P3_5	Configurable control or indication pin (Internally pulled-up, if configured as an input)
34	39	H7	I/O	P0_0	Configurable control or indication pin (Internally pulled-up, if configured as an input) Slide switch detector, active-high
35	40	Н8	I/O	P0_3	Configurable control or indication pin (Internally pulled-up, if configured as an input) REV key (default), active-low Buzzer signal output Out_Ind_2 Class 1 Rx control signal of external RF T/R switch, active-high
36	41	_	I/O	EAN	For IS2062GM/64GM (Flash variant): External address-bus negative System configuration pin along with the P2_0 and P2_4 pins can be used to set the SoC in any one of the following three modes: • Application mode (for normal operation) • Test mode (to change EEPROM values), and • Write Flash mode (to load a new firmware into the SoC), see Table 6-1 For IS2064S/B (ROM variant): Do not connect for this pin
	42	_	Р	AVDD_USB	USB power input; connect to LDO31_VO pin
_	43	_	I/O	DM	Differential data-minus USB
_	44	_	I/O	DP	Differential data-plus USB
37	45	E9	Р	CLDO_O	1.2V core LDO output for internal use only. Connect to GND through a 1 µF capacitor

IS2062GM Pin No	IS2064GM and IS2064S Pin No	IS2064B Ball No	Pin Type	Pin Name	Description
38	46	D9	Р	PMIC_IN	1.8V power input for internal blocks; connect to BK_O
39	47	C9	Р	RFLDO_O	1.28V RF LDO output for internal use only. Connect to GND through a 1 μ F capacitor
40	48	D8	Р	VBG	Bandgap output reference for decoupling interference, connect to GND through a 1 µF capacitor
41	49	C8	Р	ULPC_VSUS	ULPC 1.2V output power, maximum loading 1 mA, connect to GND through a 1 µF capacitor
42	50	В9	I	XO_N	16 MHz crystal input negative
43	51	A9	I	XO_P	16 MHz crystal input positive
44	52	A8	Р	VCC_RF	RF power input (1.28V) for both synthesizer and Tx/Rx block, connect to RFLDO_O
45	53	A7	I/O	RTX/ RF_RTX	RF path (transmit/receive)
_	54	_	I/O	P3_1	Configurable control or indication pin (Internally pulled-up, if configured as an input) REV key when Class 1 RF (default), active-low
_	55	_	I/O	P3_3	Configurable control or indication pin (Internally pulled-up, if configured as an input) • FWD key when Class 1 RF (default), active-low
_	56	_	I/O	P3_6	Configurable control or indication pin (Internally pulled-up, if configured as an input) • Master/Slave mode control
46	57	G8	I/O	P0_2	Configurable control or indication pin (Internally pulled-up, if configured as an input) Play/Pause key (default)
47	58	D5	I/O	P2_0	For IS2062GM/64GM (Flash variant):

IS2062GM Pin No	IS2064GM and IS2064S Pin No	IS2064B Ball No	Pin Type	Pin Name	Description
					External address-bus negative System configuration pin along with the P2_4 and EAN pins can be used to set the SoC in any one of the following three modes: • Application mode (for normal operation) • Test mode (to change EEPROM values), and • Write Flash mode (to load a new firmware into the SoC), see Table 6-1 For IS2064S/B (ROM variant): Do not connect for this pin
48	59	F8	I/O	P2_7	Configurable control or indication pin (Internally pulled-up, if configured as an input) Volume up key (default), active-low
49	60	E8	I/O	P3_0	Configurable control or indication pin (Internally pulled-up, if configured as an input) • Auxiliary input detector, active-low
_	61	_	I/O	TFS0	I ² S interface: left/right clock
50	62	B8	I/O	P0_5	Configurable control or indication pin (Internally pulled-up, if configured as an input) Volume down key (default), active-low
51	63	B2	Р	VDD_IO	I/O power supply input (3V to 3.6V); connect to LDO31_VO pin, connect to GND through a 1 µF (X5R/X7R) capacitor
_	64	В7	I/O	DR0	I ² S interface: digital left/right data
_	65	B6	I/O	RFS0	I ² S interface: left/right clock
_	66	B5	I/O	SCLK0	I ² S interface: bit clock
_	67	B4	I/O	DT0	I ² S interface: digital left/right data

IS2062GM Pin No	IS2064GM and IS2064S Pin No	IS2064B Ball No	Pin Type	Pin Name	Description
52	68	A5	0	AOHPR	Right-channel, analog headphone output
57-64	69-83	_	Р	EP	Exposed pads, Used as ground (GND) pins
_	_	A6, E4, E5, E6, F5	Р	GND	Ground reference

Note: All I/O pins are configured using UI tool, a Windows® based utility.

2. Audio

The input and output audio signals have different stages and each stage is programmed to vary the gain response characteristics. For microphones, both single-ended inputs and differential inputs are supported. To maintain a high quality signal, a stable bias voltage source to the condenser microphone's FET is provided. The DC blocking capacitors are used at both positive and negative sides of the input. Internally, this analog signal is converted to 16-bit, 8/16 kHz linear PCM data.

2.1 Digital Signal Processor

A Digital Signal Processor (DSP) is used to perform speech and audio processing. The advanced speech features, such as acoustic echo cancellation and noise reduction are built-in. To reduce nonlinear distortion and to help echo cancellation, an outgoing signal level to the speaker is monitored and adjusted to avoid saturation of speaker output or microphone input. Adaptive filtering is also applied to track the echo path impulse in response to provide echo free and full-duplex user experience.

The embedded noise reduction algorithm helps to extract clean speech signals from the noisy inputs captured by microphones and improves mutual understanding in communication. The advanced audio features, such as multi-band dynamic range control, parametric multi-band equalizer, audio widening and virtual bass are built-in. The audio effect algorithms improve the user's audio listening experience in terms of better quality audio after audio signal processing.

The following figures illustrate the processing flow of speaker phone applications for speech and audio signal processing.

Figure 2-1. SPEECH PROCESSING





Figure 2-2. AUDIO PROCESSING



The DSP parameters such as EQ, Speaker Gain, Mic Gain, Sound Effect etc. are configured using the DSP tool. For additional information on the DSP tool, refer to the "IS206x DSP Application Note".

Note: The DSP tool and "IS206x DSP Application Note" are available for download from the Microchip website at http://www.microchip.com/wwwproducts/en/IS2062 and http://www.microchip.com/wwwproducts/en/IS2064.


2.2 Codec

The built-in codec has a high Signal-to-Noise Ratio (SNR) performance and it consists of an ADC, a DAC and additional analog circuitry.

Note: The internal codec supports 16-bit resolution. 24-bit I²S port requirements are met by adding trailing zeros in LSBs.

The following figures illustrate the dynamic range and frequency response of the codec.

Figure 2-3. CODEC DAC DYNAMIC RANGE



Note: The data corresponds to the 16 Ohm load with 2.8V operating voltage and +25°C operating temperature.


0 -10 -20 (ABV) N+QHJ -30 Single16Ω CH1 -40 -50 Single16Ω CH2 -60 -Capless16Ω_CH1 -70 Capless16Ω CH2 -80 -90 -60 -55 -50 -45 -40 -35 -30 -25 -20 -15 -10 -5 0 Input power (dBFS)

Figure 2-4. CODEC DAC THD+N VERSUS INPUT POWER

Note: The data corresponds to the 16 Ohm load with 2.8V operating voltage and +25°C operating temperature.

Rohde & Schwarz Audio Analyzer UPV Screen 1

Figure 2-5. CODEC DAC FREQUENCY RESPONSE (CAPLESS MODE)



Datasheet DS60001409D-page 22 © 2017 Microchip Technology Inc.




Figure 2-6. CODEC DAC FREQUENCY RESPONSE (SINGLE-ENDED MODE)

Note: The DAC frequency response corresponds to single-ended mode with a 47 μF DC block capacitor.

2.3 Auxiliary Port

The IS2062/64 SoC supports one analog (line-in) signal from the external audio source. The analog signal is processed by the DSP to generate different sound effects (multi-band dynamic range compression, and audio widening), which are configured using the DSP tool.

2.4 Analog Speaker Output

The IS2062/64 SoC supports the following speaker output modes:

- Capless mode Recommended for headphone applications in which capless output connection helps to save the BOM cost by avoiding a large DC blocking capacitor. Figure 2-7 illustrates the analog speaker output capless mode.
- Single-ended mode Used for driving an external audio amplifier, where a DC blocking capacitor is required. Figure 2-8 illustrates the analog speaker output single-ended mode.

Figure 2-7. ANALOG SPEAKER OUTPUT CAPLESS MODE





Figure 2-8. ANALOG SPEAKER OUTPUT SINGLE-ENDED MODE



3. **Transceiver**

The IS2062/64 SoC is designed and optimized for Bluetooth 2.4 GHz systems. It contains a complete radio frequency transmitter/receiver section. An internal synthesizer generates a stable clock to synchronize with another device.

3.1 **Transmitter**

The internal Power Amplifier (PA) has a maximum output power of +4 dBm. This is applied to Class 2 or Class 3 radios, without an external RF PA. The transmitter directly performs the IQ conversion to minimize the frequency drift.

3.2 Receiver

The Low-Noise Amplifier (LNA) operates with TR-combined mode for the single port application. It saves the pin on the package without having an external Tx/Rx switch.

The ADC is used to sample the input analog signal and convert it into a digital signal for demodulator analysis. A channel filter is integrated into a receiver channel before the ADC to reduce the external component count and increase the anti-interference capability.

The image rejection filter is used to reject the image frequency for the low-IF architecture, and it also intended to reduce external Band Pass Filter (BPF) component for a super heterodyne architecture.

The Received Signal Strength Indicator (RSSI) signal feedback to the processor is used to control the RF output power to make a good trade-off for effective distance and current consumption.

3.3 **Synthesizer**

A synthesizer generates a clock for radio transceiver operation. The VCO inside, with a tunable internal LC tank, can reduce any variation for components. A crystal oscillator with an internal digital trimming circuit provides a stable clock for the synthesizer.

3.4 Modem

For Bluetooth 1.2 specification and below, 1 Mbps is the standard data rate based on the Gaussian Frequency Shift Keying (GFSK) modulation scheme. This basic rate modem meets Basic Data Rate (BDR) requirements of Bluetooth 2.0 with EDR specifications.

For Bluetooth 2.0 and above specifications, EDR is introduced to provide the data rates of 1/2/3 Mbps. For baseband, both BDR and EDR utilize the same 1 MHz symbol rate and 1.6 kHz slot rate. For BDR, symbol 1 represents 1-bit. However, each symbol in the payload part of EDR packets represent 2-bit or 3bit. This is achieved by using two different modulations, π/4 DQPSK and 8 DPSK.

3.5 Adaptive Frequency Hopping (AFH)

The IS2062/64 SoC has an AFH function to avoid RF interference. It has an algorithm to check the nearby interference and to choose the clear channel for transceiver Bluetooth signal.

DS60001409D-page 25 **Datasheet**

Microcontroller 4.

A microcontroller is built into the SoC to execute the Bluetooth protocols. It operates from 16 MHz to higher frequencies, where the firmware dynamically adjusts the trade-off between the computing power and the power consumption. In the ROM version, the MCU firmware is hard-wired to minimize power consumption for the firmware execution and to save the external Flash cost.

4.1 Memory

There are sufficient ROM and RAM to fulfill the processor requirements, in which a synchronous single port RAM interface is used. The register bank, dedicated single port memory and Flash memory are connected to the processor bus. The processor coordinates with all link control procedures and the data movement happens using a set of pointer registers.

4.2 **External Reset**


The IS2062/64 SoC provides a Watchdog Timer (WDT) to reset the SoC. It has an integrated Power-on Reset (POR) circuit that resets all circuits to a known Power-on state. This action is also driven by an external Reset signal, which is used to control the device externally by forcing it into a POR state. The RST N signal input is active-low and no connection is required in most of the applications.

4.3 **Reference Clock**

The IS2062/64 SoC is composed of an integrated crystal oscillation function that uses a 16 MHz±10 ppm external crystal and two specified loading capacitors to provide a high quality system reference timer source. This feature is typically used to remove the initial tolerance frequency errors, which are associated with the crystal and its equivalent loading capacitance in the mass production. Frequency trim is achieved by adjusting the crystal loading capacitance through the on-chip trim capacitors (Ctrim).

The value of trimming capacitance is 200 fF (200x10⁻¹⁵ F) per LSb at 5-bit word and the overall adjustable clock frequency is ±40 kHz (based on the crystal with load capacitance, C₁ spec = 9 pF). The following figure illustrates the crystal connection of the IS2062/64 SoC with two capacitors.

Figure 4-1. CRYSTAL CONNECTION



DS60001409D-page 26 **Datasheet** © 2017 Microchip Technology Inc.

Note:

- 1. C_{trim} = 200 fF * (1 to 31); C_{int} = 3 pF.
- 2. $C_L = [C_{L1} \times C_{L2})/(C_{L1} + C_{L2})] + (C_{trim}/2) + C_{int}$ (set trim value as 16, then $C_{trim} = 3.2 \text{ pF}$).
- 3. For a 16 MHz crystal, in which C_L = 9 pF, then the C_{L1} = C_{L2} = 9.1 pF).
- 4. For C_L selection, refer to the data sheet of the crystal.

5. Power Management Unit

The IS2062/64 SoC has an integrated Power Management Unit (PMU). The main features of the PMU are a lithium-ion and lithium-polymer battery charger, and a voltage regulator. The power switch is used to exchange the power source between a battery and an adaptor. Also, the PMU provides current to the LED drivers.

5.1 Charging a Battery

The IS2062/64 SoC has a built-in battery charger, which is optimized with lithium-ion and lithium-polymer batteries. The battery charger includes a current sensor for charging control, user programmable current regulator, and high accuracy voltage regulator.

The charging current parameters are configured by using the UI tool. An adapter is plugged in to activate the charging circuit. Reviving, pre-charging, constant current and constant voltage modes and recharging functions are included. The maximum charging current is 350 mA. The following figure illustrates the charging curve of a battery.




Figure 5-1. BATTERY CHARGING CURVE

5.2 Voltage Monitoring

A 10-bit, successive approximation register ADC (SAR ADC) provides a dedicated channel for battery voltage level detection. The warning level is programmed by using the UI tool. The ADC provides a granular resolution to enable the MCU to take control over the charging process.

5.3 Low Dropout Regulator

A built-in Low Dropout (LDO) Regulator is used to convert the battery or adaptor power for power supply. It also integrates the hardware architecture to control the power-on/off procedure. The built-in programmable LDOs provide power for codec and digital I/O pads. Also, it is used to buffer the high input voltage from battery or adapter. This LDO requires 1 µF bypass capacitor.

5.4 Switching Regulator


The built-in programmable output voltage regulator converts the battery voltage to RF and baseband core power supply. This converter has a high conversion efficiency and a fast transient response.

5.5 LED Driver

The IS2062GM and IS2064B have two LED drivers, and the IS2064GM and IS2064S have three LED drivers to control the LEDs. The LED drivers provide enough sink current (16-step control and 0.35 mA for each step) and the LED is connected directly to the IS2062/64 SoC. The LED settings are configured using the UI tool.

The following figure illustrates the LED driver in the IS2062/64 SoC.

Figure 5-2. LED DRIVER



5.6 Under Voltage Protection

When the voltage of SYS_PWR pin drops below the voltage level of 2.9V, the system shuts down automatically.

5.7 Ambient Detection

The IS2062/64 SoC contains a built-in ADC for charger thermal protection.

The following figure illustrates the suggested circuit and thermistor, Murata NCP15WF104F. The charger thermal protection avoids battery charge in the restricted temperature range. The upper and lower limits for temperature values are configured by using the UI tool.

Note: The thermistor must be placed close to the battery in the user application for accurate temperature measurements and to enable the thermal shutdown feature.




Figure 5-3. AMBIENT TEMPERATURE DETECTOR

6. Application Information


This section describes the power supply connection, host MCU UART interface, and various modes in detail.

6.1 Power Supply

The following figure illustrates the connection from the BAT_IN pin to various other voltage supply pins of the IS2062/64 SoC.

The IS2062/64 SoC is powered through the BAT_IN input pin. The external 5V power adapter can be connected to ADAP_IN in order to charge the battery.


Figure 6-1. POWER TREE DIAGRAM



6.2 Host MCU Interface

The following figure illustrates the UART interface between the IS2062/64 SoC and an external MCU.

Figure 6-2. HOST MCU INTERFACE OVER UART




The MCU controls the IS2062/64 SoC over the UART interface and wakes up the SoC using the MFB, P0_0 (IS2062GM and IS2064B) and P3_7 (IS2064GM and IS2064S) pins.

Refer to the "*UART_CommandSet*" document for a list of functions that the IS2062/64 SoC supports and how to use the UI tool to set up the system using the UART command.

Note: The "*UART_CommandSet*" document is available for download from the Microchip website at http://www.microchip.com/wwwproducts/en/IS2062 and http://www.microchip.com/wwwproducts/en/IS2064.

The following figures illustrate the various UART control signal timing sequences.



MFB pulse must be longer than the UART command slot time

MFB (PWR)

MFB (PWR)

MFB (PWR)

MFB (PWR)

MFB pulse must be longer than the UART command slot time


UART Command

2 ms 2 ms

Figure 6-4. TIMING SEQUENCE OF RX INDICATION AFTER POWER-ON


1 ms

Figure 6-5. TIMING SEQUENCE OF POWER-OFF



Note:

- 1. EEPROM clock = 100 kHz.
- 2. For a byte wire, 0.01 ms x 32 clock x $2 = 640 \mu s$.
- 3. It is recommended to have ramp-down time more than 640 µs during the power-off sequence to ensure safe operation of the device.







Figure 6-7. RESET TIMING SEQUENCE IN CASE OF NO RESPONSE FROM SoC TO HOST MCU

Note: The MCU sends the UART command again, when SoC is not responding to its first UART command. If the SoC is not responding to the second UART command within 5 secs, then the MCU forces the system to reset.

Figure 6-8. TIMING SEQUENCE OF POWER DROP PROTECTION



Note:

- 1. It is recommended to connect the battery on a BAT_IN pin of the SoC for power supply.
- If an external power source or a power adapter is utilized to provide the power to the SoC (ADAP_IN), use a voltage supervisor IC.
- The Reset IC output pin must be "Open drain" with delay time of ≤ 10 ms, and the recommended part is G691L293T73.

6.3 Configuration and Firmware Programming

Configuration and Firmware programming modes are entered according to the system configuration I/O pins. The following table provides the system configuration settings. The P2_0 and P2_4 pins have internal pull-up.

Table 6-1. SYSTEM CONFIGURATION SETTINGS

P2_0	P2_4	EAN	Operating mode							
l li ada	Link	Low (Flash)	Application mode							
High	High	High (ROM)	(normal operation)							
	1121-	Low (Flash)	Test mode							
Low	High	High (ROM)	(write EEPROM)							
			Test mode							
Low	Low High		Low High	Low High	Low Hig	Low High	Low High	Low	Low	(write Flash)
			(only for IS2062GM/64GM)							

6.4 General Purpose I/O pins

The following table provides the details of various functions that are mapped to the I/O pins of IS2062/64 SoC and these I/Os are configured by using the UI tool.

Note: The MFB pin must be configured as the power-on/off key and the remaining pins are configured for any one of the default functions, as provided in the following table.

Table 6-2. I/O PIN CONFIGURATION

S.No	Pin Name	IS2062GM and IS2064B	IS2064GM and IS2064S
4	MED	Button 0	Button 0
1	MFB	UART_RX_IND	UART_RX_IND
0	D0 0	UART_TX_IND	UART_TX_IND
2	P0_0	Slide Switch	Slide Switch
0	D0 4	Button 4 (FWD)	Button 4 (FWD)
3	P0_1	CLASS1 TX	CLASS1 TX
4	P0_2	Button 1 (Play/Pause)	Button 1 (Play/Pause)
		Button 5 (REV)	Button 5 (REV)
5	P0_3	Buzzer	Buzzer
3	F0_3	Output Ind.1	Output Ind.1
		CLASS1 RX	CLASS1 RX
6	P0_4	Output Ind.0	Output Ind.0

S.No	Pin Name	IS2062GM and IS2064B	IS2064GM and IS2064S
		External Amplifier Enable	External Amplifier Enable
7	P0_5	Button 3 (VOL-)	Button 3 (VOL-)
8	P1_5	Output Ind.0 Slider Switch External Amplifier Enable Twin Role setting1	Output Ind.0 Slider Switch External Amplifier Enable Twin Role setting1
9	P2_0	System Configuration Buzzer	System Configuration Buzzer
10	P2_7	Button 2 (VOL+)	Button 2 (VOL+)
11	P3_0	Aux-in detect	Aux-in detect
12	P3_1	_	Button 5
13	P3_3	_	Button 4 (FWD)
14	P3_6	_	Twin Role setting 2
15	P3_7		UART_TX_IND LED3

6.5 I²S Mode Application

The IS2064GM and IS2064S/B SoC provide an I²S digital audio output interface to connect with the external codec or DSP. It provides 8, 16, 44.1, 48, 88.2 and 96 kHz sampling rates for 16-bit and 24-bit data formats. The I²S setting are configured by using the UI and DSP tools.

Note: The UI and DSP tools are available for download from the Microchip website at http://www.microchip.com/wwwproducts/en/IS2062 and http://www.microchip.com/wwwproducts/en/IS2064.

The external codec or DSP interfaces with IS2062/64 over these pins: SCLK0, RFS0, DR0, and DT0. The following figures illustrate the I²S signal connection between the IS2064GM and IS2064S/B SoC and an external DSP. Use the DSP tool to configure the IS2064GM and IS2064S/B SoC as Master/Slave. For additional information on timing specifications, refer to Timing Specifications.

Figure 6-9. I²S MASTER MODE





Figure 6-10. I²S SLAVE MODE




7. Antenna Placement Rule

For Bluetooth enabled products, the antenna placement affects the overall performance. The antenna requires free space to radiate RF signals and it must not be surrounded by the GND plane.


The following figure illustrates a typical example of the good and poor antenna placement on the main application board with the GND plane.

Figure 7-1. ANTENNA PLACEMENT EXAMPLES



The following figure illustrates the keep out area recommended for the PCB antenna.

Figure 7-2. KEEP OUT AREA RECOMMENDED FOR PCB ANTENNA



Note: For additional information on the antenna placement, refer to the antenna specific data sheet from the antenna manufacturer.

8. Electrical Characteristics

This section provides an overview of the IS2062/64 SoC electrical characteristics. Additional information to be provided in future revisions of this document, once it is available.

Table 8-1. ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Min.	Max.	Unit
Ambient temperature under bias	_	-20	+70	$^{\circ}$
Storage temperature		-65	+150	℃
Digital core supply voltage	VDD_CORE	0	1.35	V
RF supply voltage	VCC_RF	0	1.35	V
SAR ADC supply voltage	SAR_VDD	0	2.1	V
Codec supply voltage	VDDA/VDDAO	0	3.3	V
I/O supply voltage	VDD_IO	0	3.6	V
Buck supply voltage	BK_VDD	0	4.3	V
Supply voltage	LDO31_VIN	0	4.3	V
Battery input voltage	BAT_IN	0	4.3	V
Adapter input voltage	ADAP_IN	0	7.0	V

Note: Stresses listed on the preceding table cause permanent damage to the device. This is a stress rating only. The functional operation of the device at those or any other conditions and those indicated in the operation listings of this specification are not implied. Exposure to maximum rating conditions for extended periods affects device reliability.

The following tables provide the recommended operating conditions and the electrical specifications of the IS2062/64 SoC.

Table 8-2. RECOMMENDED OPERATING CONDITION

Parameter	Symbol	Min.	Тур.	Max.	Unit
Digital core supply voltage	VDD_CORE	1.14	1.2	1.26	V
RF supply voltage	VCC_RF	1.22	1.28	1.34	V
SAR ADC supply voltage	SAR_VDD	1.62	1.8	1.98	V
Codec supply voltage	VDDA/ VDDAO	1.8	2.8	3.0	V
I/O supply voltage	VDD_IO	3.0	3.3	_	V
Buck supply voltage	BK_VDD	3	3.8	4.25	V
Supply voltage	LDO31_VIN	3	3.8	4.25	V
Input voltage for battery	BAT_IN	3.2	3.8	4.25	V
Input voltage for adaptor	ADAP_IN	4.5	5	5.5	V
Operation temperature	T _{OPERATION}	-20	+25	+70	°C

Note: The PMU output powers, BK_O, CODEC_VO, RFLDO_O, and CLDO_O are programmed through the EEPROM parameters.

Table 8-3. BUCK REGULATOR

Parameter	Min.	Тур.	Max.	Unit
Input Voltage	3.0	3.8	4.25	V
Output Voltage (I_{load} = 70 mA and V_{in} = 4V)	1.7	1.8	2.05	V
Output Voltage Accuracy		±5	_	%
Output Voltage Adjustable Step	_	50	_	mV/Step
Output Adjustment Range	-0.1		+0.25	V
Average Load Current (I _{LOAD})	120		_	mA
Conversion Efficiency (BAT = 3.8V and I _{load} = 50 mA)	_	88(1)	_	%
Quiescent Current (PFM)	_	_	40	μΑ
Output Current (peak)	200	_	_	mA
Shutdown Current	_	_	<1	μΑ

Note:

- 1. Test condition: Temperature +25°C and wired inductor 10 μH.
- These parameters are characterized, but not tested on the manufactured device.

Table 8-4. LOW DROP REGULATOR

Parameter		Min.	Тур.	Max.	Unit
Input Voltage		3.0	3.8	4.25	V
Output Voltage	CODEC_VO		2.8		V
Output Voltage	LDO31_VO	_	3.3	_	V
Output Accuracy (V _{IN} = 3.7V, I _{LOAD} = 100 mA and +27°C)		_	±5	_	%
Output current (average)		_	_	100	mA
Drop-out voltage (I _{load} = maximum output current)		_	_	300	mV
Quiescent Current (excluding load and I _{load} < 1 mA)		_	45		μA
Shutdown Current		_		<1	μA

Note:

- 1. Test condition: Temperature +25℃.
- These parameters are characterized, but not tested on manufactured device.

DS60001409D-page 43 **Datasheet** © 2017 Microchip Technology Inc.

Table 8-5. BATTERY CHARGER

	Parameter	Min.	Тур.	Max.	Unit
Input Voltage (Al	DAP_IN)	4.5	5.0	5.5	V
Supply current to charger only		_	3	4.5	mA
Maximum Battery Fast Charge Current	Headroom > 0.7V (ADAP_IN = 5V)	_	350	_	mA
	Headroom = 0.3V to 0.7V (ADAP_IN = 4.5V) (Note 2)	_	175	_	mA
Trickle Charge Voltage Threshold		_	3	_	V
Battery Charge Termination Current (% of Fast Charge Current)		_	10	_	%

- 1. Headroom = $V_{ADAP_IN} V_{BAT}$.
- 2. When V_{ADAP_IN} V_{BAT} > 2V, the maximum fast charge current is 175 mA for thermal protection.
- 3. These parameters are characterized, but not tested on manufactured device.

Table 8-6. LED DRIVER

Parameter	Min.	Тур.	Max.	Unit
Open-drain Voltage	_	_	3.6	V
Programmable Current Range	0	_	5.25	mA
Intensity Control	_	16		step
Current Step	_	0.35	_	mA
Power Down Open-drain Current		_	1	μA
Shutdown Current	_	_	1	μA

Note:

- 1. Test condition: BK_O = 1.8V with temperature +25°C.
- 2. These parameters are characterized, but not tested on manufactured device.

Table 8-7. AUDIO CODEC DIGITAL TO ANALOG CONVERTER

Parameter (Condition)	Min.	Тур.	Max.	Unit
Output Sampling Rate	_	128	_	fs
Resolution	16	_	20	Bit
Output Sample Rate	8	_	48	kHz
Signal-to-Noise Ratio (Note 2) (SNR @capless mode) for 48 kHz	_	96	_	dB
Signal-to-Noise Ratio (Note 2)		00		٩D
(SNR @single-ended mode) for 48 kHz		98	_	dB
Digital Gain	-54	_	4.85	dB

Parameter (Condition)		Min.	Тур.	Max.	Unit
Digital Gain Resolution		_	2 to 6	_	dB
Analog Gain		-28	_	3	dB
Analog Gain Resolution			1	_	dB
Output Voltage Full-scale Swing (AVDD = 2.8V)		495	742.5	_	mV/rms
Maximum Output Power (16 Ohm load)			34.5	_	mW
Maximum Output Power (32 Ohm load)			17.2	_	mW
Allowed Load	Resistive		16	O.C.	Ohm
Allowed Load	Capacitive		_	500	pF
THD+N (16 Ohm load) (Note 3)		_	0.05	_	%
Signal-to-Noise Ratio (SNR @ 16 Ohm load) (Note 4)	_	_	98	_	dB

- 1. T = +25°C, VDD = 2.8V, 1 kHz sine wave input, Bandwidth = 20 Hz to 20 kHz.
- 2. f_{in} = 1 kHz, B/W = 20 HZ to 20 kHz, A-weighted, THD+N < 0.01%, 0 dBFS signal, Load = 100 kOhm.
- 3. $f_{in} = 1 \text{ kHz}$, B/W = 20 HZ to 20 kHz, A-weighted, -1 dBFS signal, Load = 16 Ohm.
- 4. f_{in} = 1 kHz, B/W = 20 HZ to 20 kHz, A-weighted, THD+N < 0.05%, 0 dBFS signal, Load = 16 Ohm.
- 5. These parameters are characterized, but not tested on manufactured device.

Table 8-8. AUDIO CODEC ANALOG TO DIGITAL CONVERTER

Parameter (Condition)	Min.	Тур.	Max.	Unit
Resolution	_	_	16	Bit
Output Sample Rate	8	_	48	kHz
Signal-to-Noise Ratio (Note 2) (SNR @MIC or Line-in mode)	_	92	_	dB
Digital Gain	-54	_	4.85	dB
Digital Gain Resolution	_	2 to 6	_	dB
MIC Boost Gain	_	20	_	dB
Analog Gain	_	_	60	dB
Analog Gain Resolution	_	2.0	_	dB
Input full scale at maximum gain (differential)	_	4	_	mV/rms
Input full scale at minimum gain (differential)	_	800	_	mV/rms
3 dB bandwidth	_	20	_	kHz
Microphone mode (input impedance)	_	24	_	kOhm
THD+N (microphone input) at 30 mVrms input	_	0.02	_	%

Note:

1. T = +25°C, VDD = 2.8V, 1 kHz sine wave input, Bandwidth = 20 Hz to 20 kHz

- 2. f_{in} = 1 kHz, B/W = 20 Hz to 20 kHz, A-weighted, THD+N < 1%, 150 mVpp input.
- 3. These parameters are characterized, but not tested on manufactured device.

Table 8-9. TRANSMITTER SECTION FOR BDR AND EDR

Parameter	Min.	Тур.	Max.	Bluetooth specification	Unit
Transmit power	_	2 ⁽³⁾	4	-6 to 4	dBm
EDR/BDR relative transmit power	-4	-1.8	1	-4 to 1	dB

- 1. The RF Transmit power is modulation value.
- 2. The RF Transmit power is calibrated during production using the MP tool software and MT8852 Bluetooth test equipment.
- 3. Test condition: VCC_RF = 1.28V, temperature +25℃.

Table 8-10. RECEIVER SECTION FOR BDR AND EDR

Parameter	Packet Type	Min.	Тур.	Max.	Bluetooth specification	Unit
Sensitivity at 0.1% BER	GFSK		-89	_	≤-70	dBm
Sensitivity at 0.01% BER	π/4 DQPSK		-93	_	≤-70	dBm
Sensitivity at 0.01% BER	8 DPSK	_	-86	_	≤-70	dBm

Note:

- 1. Test condition: VCC_RF = 1.28V, temperature +25°C.
- 2. These parameters are characterized, but not tested on manufactured device.

Table 8-11. IS2062GM SYSTEM CURRENT CONSUMPTION

System Status	Тур.	Max.	Unit
System Off mode	_	10	μΑ
Stop Advertising (Samsung S5 (SM-G900)	I)/Android [™] 4.4.2)		
Standby mode	0.57	_	mA
Link mode	0.5	_	mA
ESCO Link	15.1	_	mA
A2DP Link	14.3	_	mA
Stop Advertising (iPhone®6 / iOS 8.4)			
Standby mode	0.6	_	mA
Link mode	0.6	_	mA
SCO Link	15.3	_	mA
A2DP Link	15.4		mA

Note:

1. Standby mode: Power-on without Bluetooth link; Link mode: With Bluetooth link in low-power mode.

2. Current consumption values are considered with the BM62 EVB as a test platform, BAT_IN = 3.8V. The distance between smart phone and EVB is 30 cm and the speaker is without loading.

Table 8-12. IS2064S/B SYSTEM CURRENT CONSUMPTION

Modes	Condition	Role	Packet Type	IS2064B	IS2064S	Unit	
Default UI (1 kHz tone, without LEDs)	Standalone BT mode, with default UI table	Master		10.3	10.1	mA	
			HV3	10.6	11	mA	
SCO/eSCO		Master	2EV3	9.3	10.7	mA	
connection	Mono audio		3EV3	NS	NS	mA	
(mute at both far end and near end)	codec output		HV3	12.8	14.7	mA	
cha ana near cha)		Slave	2EV3	13.6	14.7	mA	
			3EV3	NS	NS	mA	
	Internal Codec,	Master	DH5	11.4	11.1	mA	
A2DP connection	Android Slave	Master	2DH5	10.7	10.1	mA	
(1 kHz tone, mute,			DH5	10.3	9.7	mA	
no load)	Internal Codec, iOS Master	Slave	Slave	2DH5	10.3	9.7	mA
			3DH5	10.3	9.7	mA	
Sniff mode	Connection	Master		423	427	μΑ	
(linked to smartphone, BLE off)	established, but no activity (system idle)	Slave		423	427	μА	
Inquiry Scan	With LEDs			3.8	3.8	mA	
(discoverable by smartphone)	Without LEDs			1.1	1.2	mA	
System-off	3.8V at BAT_IN			18	20	μΑ	

Note:

- 1. NS = Not Supported.
- 2. The measurements are taken on the IS2064S-114 and IS2064B-114 Validation Platform.
- 3. The distance between the DUT and the smartphone is 20 cm.
- 4. iOS version 10.3.2 and Android version 5.1.1.
- 5. BAT_IN = 3.8V.
- 6. The current consumption values reflect the average current consumption.

8.1 **Timing Specifications**

The following figures illustrate the timing diagram of the IS2062/64 SoC in I²S and PCM modes.

Datasheet DS60001409D-page 47 © 2017 Microchip Technology Inc.

Figure 8-1. TIMING DIAGRAM FOR I²S MODES (MASTER/SLAVE)






Figure 8-2. TIMING DIAGRAM FOR PCM MODES (MASTER/SLAVE)



- 1. f_s: 8, 16, 32, 44.1, 48, 88.2 and 96 kHz.
- 2. SCLK0: 64 x f_s / 256 x f_s.
- 3. Word length: 16-bit and 24-bit.

The following figure illustrates the audio interface timing diagram.

Figure 8-3. AUDIO INTERFACE TIMING



The following table provides the timing specifications of the audio interface.

Table 8-13. AUDIO INTERFACE TIMING SPECIFICATIONS

Parameter	Symbol	Min.	Тур.	Max.	Unit
SCLK0 duty ratio	d _{SCLK}	_	50	_	%
SCLK0 cycle time	t _{SCLKCY}	50	_	_	ns
SCLK0 pulse width high	t _{SCLKCH}	20		<u>—</u>	ns
SCLK0 pulse width low	t _{SCLKCL}	20	_	_	ns
RFS0 setup time to SCLK0 rising edge	t _{RFSSU}	10		<u>—</u>	ns
RFS0 hold time from SCLK0 rising edge	t _{RFSH}	10	_	_	ns
DR0 hold time from SCLK0 rising edge	t _{DH}	10	_	<u> </u>	ns

Note: Test Conditions: Slave mode, f_s = 48 kHz, 24-bit data and SCLK0 period = 256 f_s

9. **Packaging Information**

This section provide the details on package marking information, package details and footprint dimensions of the IS2062/64 SoC.

9.1 **Package Marking Information**

The following figures illustrate the package marking information of the IS2062GM, IS2064GM, IS2064S and IS2064B.

Figure 9-1. PACKAGE MARKING INFORMATION



Example

56 LGA (7x7x1.0 mm) Pb-free JEDEC designator for SAC305

Example

61 BGA (5x5x0.9 mm) Solder ball: SAC 305

Example



68 LGA (8x8x1.0 mm) Pb-free JEDEC designator for SAC305

Example



68 QFN (8x8x0.9 mm) Lead Finish: Matte tin

Legend:

XXX: Chip serial number version and

Pb-free JEDEC designator for SAC305

YY: Year code (last 2 digits of calendar year) WW: Week code (week of January 1 is week "01")

NNN: Alphanumeric traceability code

(1) SAC305 is the pre-solder version. Customer need to take care solder paste before screen printing.


9.2 **Package Details**

9.2.1 56-Lead Land Grid Array (VZ) - 7x7x1 mm Body (LGA)

The following figure illustrates the footprint dimensions of the IS2062GM SoC.

Datasheet DS60001409D-page 50 © 2017 Microchip Technology Inc.

Figure 9-2. IS2062GM FOOTPRINT DIMENSIONS



RECOMMENDED LAND PATTERN

	Units	N	IILLIMETER:	S
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	Е		0.40 BSC	
Center Pad Width (X8)	X2			0.50
Center Pad Length (X8)	Y2			1.50
Contact Pad Spacing	C1		6.40	
Contact Pad Spacing	C2		6.40	
Contact Pad Width (X56)	X1			0.20
Contact Pad Length (X56)	Y1			0.60
Contact Pad to Pad (X52)	G1	0.20		
Center Pads Clearance (X6)	G2		0.50	
Center Pads Clearance X4)	G3		0.50	


Note:

- 1. Dimensioning and tolerance per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 2. For best soldering results, thermal vias if used, must be filled or tended to avoid solder loss during reflow process.
- 3. For the most current package drawings, see the Microchip Packaging Specification located at http://www.microchip.com/packaging.

9.2.2 68-Lead Land Grid Array (VZ) - 8x8x1 mm Body (LGA)

The following figure illustrates the footprint dimensions of the IS2064GM SoC.

Figure 9-3. IS2064GM FOOTPRINT DIMENSIONS



RECOMMENDED LAND PATTERN

	Units	N	/ILLIMETER	S
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	Е		0.40 BSC	
Center Pad Width (X10)	X2			0.55
Center Pad Length (X10)	Y2			1.50
Center Pad Length (X5)	Y3			0.80
Contact Pad Spacing	C1		7.50	
Contact Pad Spacing	C2		7.50	
Contact Pad Width (X68)	X1			0.20
Contact Pad Length (X68)	Y1			0.50
Contact Pad to Pad (X68)	G1	0.20		
Center Pads Clearance (X12)	G2	0.20		
Center Pads Clearance (X10)	G3	0.20		·


- 1. Dimensioning and tolerance per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 2. For best soldering results, thermal vias if used, must be filled or tended to avoid solder loss during reflow process.
- 3. For the most current package drawings, see the Microchip Packaging Specification located at http:// www.microchip.com/packaging.

9.2.3 68-Lead Very Thin Plastic Quad Flat, No Lead Package (VZ) - 8x8x0.9 mm Body (VQFN)

The following figure illustrates the footprint dimensions of the IS2064S SoC.

Datasheet DS60001409D-page 52 © 2017 Microchip Technology Inc.

Figure 9-4. IS2064S FOOTPRINT DIMENSIONS



RECOMMENDED LAND PATTERN

	Units	N	IILLIMETER:	S
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	Е		0.40 BSC	
Optional Center Pad Width	X2			4.70
Optional Center Pad Length	Y2	4.70		
Contact Pad Spacing	C1		7.90	
Contact Pad Spacing	C2	7.90		
Contact Pad Width (X68)	X1	0.20		0.20
Contact Pad Length (X68)	Y1	0.85		0.85
Contact Pad to Center Pad (X68)	G1	0.20		
Thermal Via Diameter	V		0.33	
Thermal Via Pitch	EV		1.20	

Note:


- Dimensioning and tolerance per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 2. For best soldering results, thermal vias if used, must be filled or tended to avoid solder loss during reflow process.
- For the most current package drawings, see the Microchip Packaging Specification located at http:// www.microchip.com/packaging.

61-Ball Very Thin Fine Pitch Ball Grid Array (5HX) - 5x5x0.9 mm Body (VFBGA) 9.2.4

The following figure illustrates the footprint dimensions of the IS2064B SoC.

Datasheet DS60001409D-page 53 © 2017 Microchip Technology Inc.

Figure 9-5. IS2064B FOOTPRINT DIMENSIONS



RECOMMENDED LAND PATTERN

	Units	N	MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX	
Contact Pitch	Е	0.50 BSC			
Contact Pad Spacing	C1		4.00		
Contact Pad Spacing	C2	4.00			
Contact Pad Diameter (X61)	X1			0.20	

- 1. Dimensioning and tolerance per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 2. For the most current package drawings, see the Microchip Packaging Specification located at http://www.microchip.com/packaging.

9.2.5 IS2062GM-SAC305

The following figure illustrates the package details of the IS2062GM-SAC305.

MAX. BSC BSC 0.3 0.45 BSC BSC BSC BSC BSC REF REF COMMON DIMENSIONS NOR. 0.26 0.25 0.4 0.54 9.4 5.2 5.2 0.2 0.2 0.1 0.1 26 Δ parallelism measurement shall exclude any effect of mark on top surface of package. Ä. 0.35 0.02 0.2 SYMBOL 999 ## ppp A A3 5 Ш SD e) BALL BALL CENTER TO CENTER CONTACT PACKAGE EDGE TOLERANCE 3ALL OFFSET (PACKAGE) SUBSTRATE THICKNESS OFFSET (BALL) TOTAL THICKNESS 2 BALL DIAMETER WOLD FLATNESS CENTER BALL OPENING LEAD LENGTH COPLANARITY PRE-SOLDER COUNT PRE-SOLDER LEAD PITCH BALL COUNT WIDTH EAD WIDTH BALL PICTH SIZE NOTES: -C SEATING PLANE 43 A 8 43 200 (BOTTOM VIEW) ŞE VIEW) (TOP a 26 € =--8X (1.40)-56 PIN1 CORNER INDEX AREA PIN1 CORNER -INDEX AREA (3.40)


Figure 9-6. IS2062GM-SAC305 PACKAGE DETAILS

Note: For the most current package drawings, see the Microchip Packaging Specification located at http://www.microchip.com/packaging.

9.2.6 IS2064GM-SAC305

The following figure illustrates the package details of the IS2064GM-SAC305.

Figure 9-7. IS2064GM-SAC305 PACKAGE DETAILS



Note: For the most current package drawings, see the Microchip Packaging Specification located at http://www.microchip.com/packaging.

9.2.7 IS2064S-QFN

The following figure illustrates the package details of the IS2064S-QFN.


Figure 9-8. IS2064S-QFN PACKAGE DETAILS

	SYMBOL	COMN	COMMON DIMENSIONS	SNOI	
		MIN.	NOR.	MAX.	
TOTAL THICKNESS	A	-	-	6.0	
STAND OFF	A1	0.11	-	0.21	
SUBSTRATE THICKNESS	A2		0.125	REF	
MOLD THICKNESS	A3		0.54	REF	
2 > 00	Q		5	BSC	
SUDI SIZE	Е		5	BSC	
3ALL DIAMETER			0.25		
3ALL OPENING			0.25		
SALL WDTH	q	0.2	-	0.3	
3ALL PITCH	ө		0.5	BSC	
BALL COUNT	С		61		
CF CULTURE	D1		4	BSC	
EDGE BALL CENIER 10 CENIER	El		4	BSC	
	SD		-	BSC	
SUDI CENIER IO CONIACI BALL	SE		-	BSC	
ACKAGE EDGE TOLERANCE	DDD		0.1		
MOLD FLATNESS	qqq		0.2		
COPLANARITY	ppp		0.08		
3ALL OFFSET (PACKAGE)	eee		0.15		
3ALL OFFSET (BALL)	Щ		0.08		
					٦

DIMENSION D. IS MEASURED AT THE MAXIMUM SOLDER BALL DIAMETER, PARALLEL TO DATUM PLANE C.

DATUM C. (SEATING PLANE) IS DEFINED BY THE SPHERICAL GROWNS OF THE SOLDER BALLS.

A PARALLELISM MEASUREMENT SHALL EXCLUDE ANY EFFECT OF MARK ON TOP SURFACE OF PACKAGE.



Note: For the most current package drawings, see the Microchip Packaging Specification located at http://www.microchip.com/packaging.


9.2.8 IS2064B-BGA

The following figure illustrates the package details of the IS2064B-BGA.

Figure 9-9. IS2064B-BGA PACKAGE DETAILS

		SYMBOL	MIN	MON	MAX
TOTAL THICKNESS		٧	0.8	0.85	6.0
STAND OFF		A1	0	0.035	0.05
MOLD THICKNESS		A2	}	0.65	0.67
L/F THICKNESS		A3		0.203 REF	
LEAD WIDTH		Ф	0.15	0.2	0.25
7210 > 000	×	Q		8 BSC	0
SUUT SIZE	>-	ш		8 BSC	0
LEAD PITCH		е		0.4 BSC	
TD 617F	×	٦	4.5	4.6	4.7
EF SIZE	>-	¥	4.5	4.6	4.7
LEAD LENGTH		_	0.35	0.4	0.45
PACKAGE EDGE TOLERANCE	RANCE	DDD		0.1	
MOLD FLATNESS		qqq		0.1	
COPLANARITY		200		0.08	
LEAD OFFSET		ppp		0.1	
EXPOSED PAD OFFSET	Е	999		0.1	

NOTES
1.0 COPLANARITY APPLIES TO LEADS, CORNER LEADS AND DIE
ATTACH PAD.



Note: For the most current package drawings, see the Microchip Packaging Specification located at http://www.microchip.com/packaging.

10. Reflow Profile and Storage Condition

This section describes about the Solder Reflow Recommendation and Storage Condition of the IS2062GM/64GM SoC.

10.1 Solder Reflow Recommendation

Refer to Microchip Technology Application Note "AN233 Solder Reflow Recommendation" (DS00000233) for the soldering reflow recommendations from the Microchip website: http://ww1.microchip.com/downloads/en/appnotes/00233d.pdf.

10.2 Storage Condition

Users must follow these specific storage conditions for the IS2062/64 SoC.

- Calculated shelf life in the sealed bag: 24 months at <40°C and <90% Relative Humidity (RH)
- Once the bag is opened, devices that are subjected to reflow solder or other high temperature process must be mounted within 168 hours of factory conditions, that is <30℃ /60% RH

The following figure illustrates the IS2062/64 SoC bag label details.

Figure 10-1. STORAGE CONDITIONS



Caution This bag contains MOISTURE-SENSITIVE DEVICES

LEVEL	
2	
၁	
nk, see ad	

1.	Calculated shelf life in sealed bag: 24 months at < 40°C and
	<90% relative humidity (RH)

2.	Peak	package	body	temperature:°	C
				If blank, see adjacent bar code labe	ŀ

- After bag is opened, devices that will be subjected to reflow solder or other high temperature process must be
 - a) Mounted within: 168 hours of factory conditions If blank, see adjacent bar code label ≤30°C/60% RH, or
 - b) Stored per J-STD-033
- 4. Devices require bake, before mounting, if:
 - a) Humidity Indicator Card reads > 10% for level 2a 5a devices or > 60% for level 2 devices when read at 23±5°C
 - b) 3a or 3b are not met.
- If baking is required, refer to IPC/JEDEC J-STD-033 for bake procedure.

Bag Seal Date:		
	If blank, see adjacent bar code label	

Note: Level and body temperature defined by IPC/JEDEC J-STD-020

11. Ordering Information

The following table provides the ordering information of the IS2062/64 SoC.

Table 11-1. ORDERING INFORMATION

Device	Description	Package	Part Number
IS2062GM	Bluetooth 4.2, Flash SoC, 2 microphones, Analog output	7x7x1.0 mm, 56-LGA package	IS2062GM-012
IS2064GM	Bluetooth 4.2, Flash SoC, 1 microphone, Analog and I ² S output	8x8x1.0 mm, 68-LGA package	IS2064GM-012
IS2064S	Bluetooth 4.2, ROM SoC Stereo mode, 1 microphone, Analog and I ² S output	8x8x0.9 mm, 68-QFN package	IS2064S-114SM
IS2064B	Bluetooth 4.2, ROM SoC Stereo mode, 2 microphone, Analog and I ² S output	5x5x0.9 mm, 61-BGA package	IS2064B-114SM

Note: The IS2062/64 SoC is purchased through a Microchip representative. Go to http://www.microchip.com/ for ordering information.

12. Reference Circuit

This section provides the reference schematics of IS2062GM, IS2064GM, IS2064S and IS2064B used in stereo headset application.

The following figures illustrate the IS2062GM reference schematics for the stereo headset application.







Figure 12-2. IS2062GM REFERENCE CIRCUIT FOR STEREO HEADSET





	GPIO Description (General)
P0_0	TX_IND
P0_1	FWD
P0_2	Play/Pause
P0_3	REV
P0 4	NFC
10_4	External Amplifier Enable
P0_5	Volume down
P1_5	SLIDE SWITCH
0	External Amplifier Enable
P2_0	System Configuration
P2_4	System Configuration
P2_7	Volume up
P3_0	Line-in detection



DS60001409D-page 64 **Datasheet** © 2017 Microchip Technology Inc.







Note: All ESD diodes in this schematics are reserved for the testing.

The following figures illustrate the IS2064GM reference schematics for the stereo headset application.





Figure 12-8. IS2064GM REFERENCE CIRCUIT FOR STEREO HEADSET




MFB	UART_RX_IND; MFB
P0_0	SLIDE SWITCH
P0_2	PLAY/PAUSE
P0_4	AMP_EN/NFC
P0_5	VOL-
P2_7	VOL+
P3_0	AUX IN Detection
P3_7	UART_TX_IND
P1_5	AMP_EN/SLIDE SWITCH
	Single/Double setting
P3_6	Single/Double setting
P2_0	System Configuration
EAN	System Configuration

LED **UART CONTROL (OPTION)** SYS_PWR BLUE 0 LED4 LED-B LED1 2 UART_RXD UART_TXD HCI_RXD 000 RED LED3 LED-HR C153 RESET n RST_N 00000 LED2 2 0.1u/16V Audio AMP Enable
RX_IND
TX_IND AMB_DET VDD_IO P1_5 JP6 JP 1x8 DP3 DP-4 JP7 JP 1x8 R29 12S INTERFACE R25 R26 R27 33 1M/1% 33 33 33 00 R28 AMB_DET << 2 RFS0 1 Receive frame synchronization 0 Transmit frame synchronization R30 0 6 C154 1u/16V Serial clock 86K6/1% 000 Serial data receive Serial data transmit TR2 100K RESERVE FOR BLUETOOTH DEBUG NCP15WF104F03 0 BAT_IN O-Other 0 000 USB_5V O-NFC 00 6 0 SPK MODE P2_4 ·1 0 SPK MODE 0 0000 I2C I2C P1_3 6 JP8 JP 1x8 AMB_DE 8 o JP9 JP 1x8 **BATTERY CONNECTOR** SLIDE SWITCH BAT IN SYS_PWR SW9 C156 C155 SW-1BIT VDD_IO 0.1u/16V 1u/16V s 2 SLIDE_SW STS2301 Q5 STS2306 MFB R31 RESET IC (OPTION) 100K P1_5 C158 GND R32 1u/16V VCC RST OSYS_PWR 100K R33 10K C157 G691L293 0.1u/16V


Figure 12-9. IS2064GM REFERENCE CIRCUIT FOR STEREO HEADSET

Figure 12-10. IS2064GM REFERENCE CIRCUIT FOR STEREO HEADSET


USB CONNECTOR




STEREO SPEAKER OUTPUT



STEREO AUX LINE INPUT



PUSH BUTTON



Note: All ESD diodes in this schematics are reserved for the testing.

The following figures illustrate the IS2064S reference schematics for a stereo headset application.

Datasheet DS60001409D-page 72 © 2017 Microchip Technology Inc.







Figure 12-12. IS2064S REFERENCE CIRCUIT FOR STEREO HEADSET TEST POINT FOR MP







All EDS diodes in this schematics are reserved for testing and can be removed, if ESD is passed without adding it. Note:

The following figures illustrates the IS2064B reference schematics for the stereo headset application.









Figure 12-16. IS2064B REFERENCE CIRCUIT FOR STEREO HEADSET











Note: All ESD diodes in this schematics are reserved for testing and can be removed, if ESD is passed without adding it.

13. Document Revision History

Revision A (May 2016)

This is the initial released version of this document.

Revision B (December 2016)

This revision includes the following changes and minor updates to text and formatting, which were incorporated throughout the document.

Table 13-1. MAJOR SECTION UPDATES

Section	Changes	
Audio Codec	Updated the I ² S digital audio applicability.	
Peripherals	Updated the USB version details.	
Device Overview	Updated Figure 1-1 and Figure 1-2. Added "USB" details and updated "Customized voice prompt" details in Table 1-1. Updated Table 1-1 through Table 1-3.	
Codec	Added a note for internal codec support and addition of trailing zeros.	
Application Information	Added Note 2 for usage of BAT_IN or ADAP_IN pins. Updated Figure 6-1. Updated Table 6-4 and deleted Table 6-5.	
Reference Circuit	Updated Figure 12-8 and Figure 12-9.	

Revision C (July 2017)

This revision includes the following changes and minor updates to text and formatting, which were incorporated throughout the document.

Table 13-2. MAJOR SECTION UPDATES

Section	Changes		
Document	 Added ROM variant information of IS2062/64 family. Updated the document as per latest template. 		

The Microchip Web Site

Microchip provides online support via our web site at http://www.microchip.com/. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- **Business of Microchip** Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Customer Change Notification Service

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at http://www.microchip.com/. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- **Technical Support**

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://www.microchip.com/support

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a

DS60001409D-page 85 **Datasheet** © 2017 Microchip Technology Inc.

violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Legal Notice

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BeaconThings, BitCloud, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, KeeLoq logo, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, RightTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, Anyln, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, CryptoAuthentication, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, QMatrix, RightTouch logo, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2017, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-2019-4

Quality Management System Certified by DNV

ISO/TS 16949

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office	Asia Pacific Office	China - Xiamen	Austria - Wels
2355 West Chandler Blvd.	Suites 3707-14, 37th Floor	Tel: 86-592-2388138	Tel: 43-7242-2244-39
Chandler, AZ 85224-6199	Tower 6, The Gateway	Fax: 86-592-2388130	Fax: 43-7242-2244-393
Tel: 480-792-7200	Harbour City, Kowloon	China - Zhuhai	Denmark - Copenhagen
Fax: 480-792-7277	Hong Kong	Tel: 86-756-3210040	Tel: 45-4450-2828
Technical Support:	Tel: 852-2943-5100	Fax: 86-756-3210049	Fax: 45-4485-2829
http://www.microchip.com/	Fax: 852-2401-3431	India - Bangalore	Finland - Espoo
support	Australia - Sydney	Tel: 91-80-3090-4444	Tel: 358-9-4520-820
Web Address:	Tel: 61-2-9868-6733	Fax: 91-80-3090-4123	France - Paris
www.microchip.com	Fax: 61-2-9868-6755	India - New Delhi	Tel: 33-1-69-53-63-20
Atlanta	China - Beijing	Tel: 91-11-4160-8631	Fax: 33-1-69-30-90-79
Duluth, GA	Tel: 86-10-8569-7000	Fax: 91-11-4160-8632	France - Saint Cloud
Tel: 678-957-9614	Fax: 86-10-8528-2104	India - Pune	Tel: 33-1-30-60-70-00
Fax: 678-957-1455	China - Chengdu	Tel: 91-20-3019-1500	Germany - Garching
Austin, TX	Tel: 86-28-8665-5511	Japan - Osaka	Tel: 49-8931-9700
Tel: 512-257-3370	Fax: 86-28-8665-7889	Tel: 81-6-6152-7160	Germany - Haan
Boston	China - Chongqing	Fax: 81-6-6152-9310	Tel: 49-2129-3766400
Westborough, MA	Tel: 86-23-8980-9588	Japan - Tokyo	Germany - Heilbronn
Tel: 774-760-0087	Fax: 86-23-8980-9500	Tel: 81-3-6880- 3770	Tel: 49-7131-67-3636
Fax: 774-760-0088	China - Dongguan	Fax: 81-3-6880-3771	Germany - Karlsruhe
Chicago	Tel: 86-769-8702-9880	Korea - Daegu	Tel: 49-721-625370
Itasca, IL	China - Guangzhou	Tel: 82-53-744-4301	Germany - Munich
Tel: 630-285-0071	Tel: 86-20-8755-8029	Fax: 82-53-744-4302	Tel: 49-89-627-144-0
Fax: 630-285-0075	China - Hangzhou	Korea - Seoul	Fax: 49-89-627-144-44
Dallas	Tel: 86-571-8792-8115	Tel: 82-2-554-7200	Germany - Rosenheim
Addison, TX	Fax: 86-571-8792-8116	Fax: 82-2-558-5932 or	Tel: 49-8031-354-560
Tel: 972-818-7423	China - Hong Kong SAR	82-2-558-5934	Israel - Ra'anana
Fax: 972-818-2924	Tel: 852-2943-5100	Malaysia - Kuala Lumpur	Tel: 972-9-744-7705
Detroit	Fax: 852-2401-3431	Tel: 60-3-6201-9857	Italy - Milan
Novi, MI	China - Nanjing	Fax: 60-3-6201-9859	Tel: 39-0331-742611
Tel: 248-848-4000	Tel: 86-25-8473-2460	Malaysia - Penang	Fax: 39-0331-466781
Houston, TX	Fax: 86-25-8473-2470	Tel: 60-4-227-8870	Italy - Padova
Tel: 281-894-5983	China - Qingdao	Fax: 60-4-227-4068	Tel: 39-049-7625286
Indianapolis	Tel: 86-532-8502-7355	Philippines - Manila	Netherlands - Drunen
Noblesville, IN	Fax: 86-532-8502-7205	Tel: 63-2-634-9065	Tel: 31-416-690399
Tel: 317-773-8323	China - Shanghai	Fax: 63-2-634-9069	Fax: 31-416-690340
Fax: 317-773-5453	Tel: 86-21-3326-8000	Singapore	Norway - Trondheim
Tel: 317-536-2380	Fax: 86-21-3326-8021	Tel: 65-6334-8870	Tel: 47-7289-7561
Los Angeles	China - Shenyang	Fax: 65-6334-8850	Poland - Warsaw
Mission Viejo, CA	Tel: 86-24-2334-2829	Taiwan - Hsin Chu	Tel: 48-22-3325737
Tel: 949-462-9523	Fax: 86-24-2334-2393	Tel: 886-3-5778-366	Romania - Bucharest
Fax: 949-462-9608	China - Shenzhen	Fax: 886-3-5770-955	Tel: 40-21-407-87-50
Tel: 951-273-7800	Tel: 86-755-8864-2200	Taiwan - Kaohsiung	Spain - Madrid
Raleigh, NC	Fax: 86-755-8203-1760	Tel: 886-7-213-7830	Tel: 34-91-708-08-90
Tel: 919-844-7510	China - Wuhan	Taiwan - Taipei	Fax: 34-91-708-08-91
New York, NY	Tel: 86-27-5980-5300	Tel: 886-2-2508-8600	Sweden - Gothenberg
Tel: 631-435-6000	Fax: 86-27-5980-5118	Fax: 886-2-2508-0102	Tel: 46-31-704-60-40
San Jose, CA	China - Xian	Thailand - Bangkok	Sweden - Stockholm
Tel: 408-735-9110	Tel: 86-29-8833-7252	Tel: 66-2-694-1351	Tel: 46-8-5090-4654
Tel: 408-436-4270	Fax: 86-29-8833-7256	Fax: 66-2-694-1350	UK - Wokingham
Canada - Toronto			Tel: 44-118-921-5800
Tel: 905-695-1980			Fax: 44-118-921-5820
Fax: 905-695-2078			