IS41C16256A IS41LV16256A 256K x 16 (4-MBIT) DYNAMIC RAM WITH EDO PAGE MODE



FEATURES

- TTL compatible inputs and outputs
- Refresh Interval: 512 cycles/8 ms
- Refresh Mode : **RAS**-Only, **CAS**-before-**RAS** (CBR), and Hidden
- JEDEC standard pinout
- Single power supply 5V ± 10% (IS41C16256A) 3.3V ± 10% (IS41LV16256A)

KEY TIMING PARAMETERS

- Byte Write and Byte Read operation via two CAS
- Lead-free available

DESCRIPTION

The *ISSI* IS41C16256A and IS41LV16256A are 262,144 x 16bit high-performance CMOS Dynamic Random Access Memory. Both products offer accelerated cycle access EDO Page Mode. EDO Page Mode allows 512 random accesses within a single row with access cycle time as short as 10ns per 16-bit word. The Byte Write control, of upper and lower byte, makes the IS41C16256A and IS41LV16256A ideal for use in 16 and 32-bit wide data bus systems.

These features make the IS41C16256A and IS41LV1626 ideally suited for high band-width graphics, digital signal processing, high-performance computing systems, and peripheral applications.

The IS41C16256A and IS41LV16256A are packaged in 40pin 400-mil SOJ and TSOP (Type II).

| Parameter | -35 | -60 | Unit | |
|---------------------------------------|-----|-----|------|--|
| Max. RAS Access Time (tRAC) | 35 | 60 | ns | |
| Max. CAS Access Time (tcac) | 11 | 15 | ns | |
| Max. Column Address Access Time (tAA) | 18 | 30 | ns | |
| Min. EDO Page Mode Cycle Time (tPc) | 14 | 25 | ns | |
| Min. Read/Write Cycle Time (tRc) | 60 | 110 | ns | |

PIN CONFIGURATIONS 40-Pin TSOP (Type II)

40-Pin SOJ

| · · · · · · · · · · · · · · · · · · · | /// | | |
|---|--|---|--|
| VCC ↓ 1 ● I/O0 ↓ 2 I/O1 ↓ 3 I/O2 ↓ 4 I/O3 ↓ 5 VCC ↓ 6 I/O4 ↓ 7 I/O5 ↓ 8 I/O5 ↓ 8 I/O6 ↓ 9 I/O7 ↓ 10 | 40 GND 39 I/O15 38 I/O14 37 I/O13 36 I/O12 35 GND 34 I/O11 33 I/O10 32 I/O9 31 I/O8 | VCC [1 ● I/O0 [2 I/O1 [3 I/O2 [4 I/O3 [5 VCC [6 I/O4 [7 I/O5 [8 I/O6 [9 I/O7 [10 | 40 GND 39 I/O15 38 I/O14 37 I/O13 36 I/O12 35 GND 34 I/O11 33 I/O10 32 I/O9 31 I/O8 |
| NC 11 NC 12 WE 13 RAS 14 NC 15 A0 16 A1 17 A2 18 A3 9 VCC 20 | 30 NC 29 LCAS 28 UCAS 27 OE 26 A8 25 A7 24 A6 23 A5 22 A4 21 GND | $\begin{array}{c c c c c c c c c c c c c c c c c c c $ | 31 1708 30 NC 29 1CAS 28 UCAS 27 OE 26 A8 25 A7 24 A6 23 A5 22 A4 21 GND |


PIN DESCRIPTIONS

| A0-A8 | Address Inputs |
|---------|-----------------------------|
| I/O0-15 | Data Inputs/Outputs |
| WE | Write Enable |
| ŌĒ | Output Enable |
| RAS | Row Address Strobe |
| UCAS | Upper Column Address Strobe |
| LCAS | Lower Column Address Strobe |
| Vcc | Power |
| GND | Ground |
| NC | No Connection |
| | |

Copyright © 2005 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.



FUNCTIONAL BLOCK DIAGRAM



I

R

TRUTH TABLE

| Function | RAS | LCAS | UCAS | WE | ŌĒ | Address tr/tc | I/O |
|---|--|-----------------------------------|-------------------|-------------------|--|--------------------|--|
| Standby | Н | Н | Н | Х | Х | Х | High-Z |
| Read: Word | L | L | L | Н | L | ROW/COL | Dout |
| Read: Lower Byte | L | L | Η | Н | L | ROW/COL | Lower Byte, Dout Upper Byte, High-Z |
| Read: Upper Byte | L | Н | L | Н | L | ROW/COL | Lower Byte, High-Z Upper Byte, Dout |
| Write: Word (Early Write) | L | L | L | L | Х | ROW/COL | DIN |
| Write: Lower Byte (Early Write) | L | L | Н | L | Х | ROW/COL | Lower Byte, Dın Upper Byte, High-Z |
| Write: Upper Byte (Early Write) | L | Н | L | L | Х | ROW/COL | Lower Byte, High-Z Upper Byte, DIN |
| Read-Write ^(1,2) | L | L | L | $H{\rightarrow}L$ | $L{\rightarrow}H$ | ROW/COL | Dout, Din |
| EDO Page-Mode Read ⁽²⁾ 1st Cycl 2nd Cycl | | $H \rightarrow L H \rightarrow L$ | H→L H→L | H H | L | ROW/COL NA/COL | Dоит Douт |
| Any Cycl | e: L | $L{\rightarrow}H$ | $L{\rightarrow}H$ | Н | L | NA/NA | Dout |
| EDO Page-Mode Write ⁽¹⁾ 1st Cycl 2nd Cycl | | H→L H→L | H→L H→L | L L | X X | ROW/COL NA/COL | Din Din |
| EDO Page-Mode1st CyclRead-Write(1,2)2nd Cycl | | H→L H→L | H→L H→L | H→L H→L | $L \rightarrow H$ $L \rightarrow H$ | ROW/COL NA/COL | Dout, Din Dout, Din |
| | d L \rightarrow H \rightarrow L e L \rightarrow H \rightarrow L | L | L L | H L | L X | ROW/COL ROW/COL | Οουτ Οουτ |
| RAS-Only Refresh | L | Н | Н | Х | Х | ROW/NA | High-Z |
| CBR Refresh ⁽³⁾ | $H{\rightarrow}L$ | L | L | Х | Х | Х | High-Z |

Notes:

These WRITE cycles may also be BYTE WRITE cycles (either LCAS or UCAS active).
 These READ cycles may also be BYTE READ cycles (either LCAS or UCAS active).
 At least one of the two CAS signals must be active (LCAS or UCAS).

Functional Description

The IS41C16256A and IS41LV16256A is a CMOS DRAM optimized for high-speed bandwidth, low power applications. During READ or WRITE cycles, each bit is uniquely addressed through the 18 address bits. These are entered nine bits (A0-A8) at a time. The row address is latched by the Row Address Strobe (**RAS**). The column address is latched by the Column Address Strobe (**CAS**). **RAS** is used to latch the first nine bits and **CAS** is used the latter nine bits.

The IS41C16256A and IS41LV16256A has two \overline{CAS} controls, \overline{LCAS} and \overline{UCAS} . The \overline{LCAS} and \overline{UCAS} inputs internally generates a \overline{CAS} signal functioning in an identical manner to the single \overline{CAS} input on the other 256K x 16 DRAMs. The key difference is that each \overline{CAS} controls its corresponding I/O tristate logic (in conjunction with \overline{OE} and \overline{WE} and \overline{RAS}). \overline{LCAS} controls I/O0 through I/O7 and \overline{UCAS} controls I/O8 through I/O15.

The IS41C16256A and IS41LV16256A \overline{CAS} function is determined by the first \overline{CAS} (\overline{LCAS} or \overline{UCAS}) transitioning LOW and the last transitioning back HIGH. The two \overline{CAS} controls give the IS41C16256A both BYTE READ and BYTE WRITE cycle capabilities.

Memory Cycle

A memory cycle is initiated by bring \overrightarrow{RAS} LOW and it is terminated by returning both \overrightarrow{RAS} and \overrightarrow{CAS} HIGH. To ensures proper device operation and data integrity any memory cycle, once initiated, must not be ended or aborted before the minimum tRAS time has expired. A new cycle must not be initiated until the minimum precharge time tRP, tcP has elapsed.

Read Cycle

A read cycle is initiated by the falling edge of \overline{CAS} or \overline{OE} , whichever occurs last, while holding \overline{WE} HIGH. The column address must be held for a minimum time specified by tAR. Data Out becomes valid only when tRAC, tAA, tCAC and tOEA are all satisfied. As a result, the access time is dependent on the timing relationships between these parameters.

Write Cycle

A write cycle is initiated by the falling edge of \overline{CAS} and \overline{WE} , whichever occurs last. The input data must be valid at or before the falling edge of \overline{CAS} or \overline{WE} , whichever occurs last.

Refresh Cycle

To retain data, 512 refresh cycles are required in each 8 ms period. There are two ways to refresh the memory.

- By clocking each of the 512 row addresses (A0 through A8) with RAS at least once every 8 ms. Any read, write, read-modify-write or RAS-only cycle refreshes the addressed row.
- Using a CAS-before-RAS refresh cycle. CAS-before-RAS refresh is activated by the falling edge of RAS, while holding CAS LOW. In CAS-before-RAS refresh cycle, an internal 9-bit counter provides the row addresses and the external address inputs are ignored.

CAS-before-**RAS** is a refresh-only mode and no data access or device selection is allowed. Thus, the output remains in the High-Z state during the cycle.

Extended Data Out Page Mode

EDO page mode operation permits all 512 columns within a selected row to be randomly accessed at a high data rate.

In EDO page mode read cycle, the data-out is held to the next \overrightarrow{CAS} cycle's falling edge, instead of the rising edge. For this reason, the valid data output time in EDO page mode is extended compared with the fast page mode. In the fast page mode, the valid data output time becomes shorter as the \overrightarrow{CAS} cycle time becomes shorter. Therefore, in EDO page mode, the timing margin in read cycle is larger than that of the fast page mode even if the \overrightarrow{CAS} cycle time becomes shorter.

In EDO page mode, due to the extended data function, the \overline{CAS} cycle time can be shorter than in the fast page mode if the timing margin is the same.

The EDO page mode allows both read and write operations during one \overline{RAS} cycle, but the performance is equivalent to that of the fast page mode in that case.

Power-On

After application of the Vcc supply, an initial pause of 200 μ s is required followed by a minimum of eight initialization cycles (any combination of cycles containing a **RAS** signal).

During power-on, it is recommended that **RAS** track with Vcc or be held at a valid VIH to avoid current surges.

ABSOLUTE MAXIMUM RATINGS(1)

| Symbol | Parameters | | Rating | Unit | |
|--------|------------------------------------|------|-------------------|------|--|
| Vт | Voltage on Any Pin Relative to GND | 5V | 5V -1.0 to +7.0 V | | |
| | | 3.3V | -0.5 to 4.6 | V | |
| Vcc | Supply Voltage | 5V | -1.0 to +7.0 | V | |
| | | 3.3V | -0.5 to 4.6 | V | |
| Ιουτ | Output Current | | 50 | mA | |
| Pd | Power Dissipation | | 1 | W | |
| Та | Commercial Operation Temperature | | 0 to +70 | °C | |
| Tstg | Storage Temperature | | -55 to +125 | °C | |

Note:

 Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING CONDITIONS (Voltages are referenced to GND.)

| Symbol | Parameter | | Min. | Тур. | Max. | Unit |
|--------|--------------------------------|------|------|------|-----------|------|
| Vcc | Supply Voltage | 5V | 4.5 | 5.0 | 5.5 | V |
| | | 3.3V | 3.0 | 3.3 | 3.6 | |
| Vih | Input High Voltage | 5V | 2.4 | | Vcc + 1.0 | V |
| | | 3.3V | 2.0 | | Vcc + 0.3 | |
| VIL | Input Low Voltage | 5V | -1.0 | | 0.8 | V |
| | | 3.3V | -0.3 | | 0.8 | |
| TA | Commercial Ambient Temperature | | 0 | — | +70 | °C |

CAPACITANCE^(1,2)

| Symbol | Parameter | Max. | Unit |
|--------|--|------|------|
| CIN1 | Input Capacitance: A0-A8 | 5 | pF |
| CIN2 | Input Capacitance: RAS, UCAS, LCAS, WE, OE | 7 | pF |
| Сю | Data Input/Output Capacitance: I/O0-I/O15 | 7 | pF |

Notes:

1. Tested initially and after any design or process changes that may affect these parameters.

2. Test conditions: $T_A = 25^{\circ}C$, f = 1 MHz,

(Recommended Operation Conditions unless otherwise noted.)

| Symbol | Parameter | Test Condition | Speed | Min. | Max. | Unit |
|--------|--|---|------------|------|------------|------|
| lı∟ | Input Leakage Current | Any input $0V \le V_{IN} \le V_{CC}$ Other inputs not under test = $0V$ | | -10 | 10 | μA |
| lio | Output Leakage Current | Output is disabled (Hi-Z) 0V ≤ Vou⊤ ≤ Vcc | | -10 | 10 | μA |
| Vон | Output High Voltage Level | lон = -2 mA | | 2.4 | _ | V |
| Vol | Output Low Voltage Level | loL = +2 mA | | _ | 0.4 | V |
| Icc1 | Stand-by Current: TTL | RAS , LCAS , UCAS \geq VIH Commercial | 5V | _ | 4 | mA |
| Icc1 | Stand-by Current: TTL | RAS , LCAS , UCAS \geq VIH Commercial | 3V | _ | 4 | mA |
| Icc2 | Stand-by Current: CMOS | RAS , LCAS , UCAS \geq Vcc $- 0.2$ V | 5V 3V | _ | 2 1 | mA |
| Іссз | Operating Current: Random Read/Write ^(2,3,4) Average Power Supply Current | RAS, LCAS,UCAS,Address Cycling,trc = trc (min.) | -35 -60 | _ | 230 170 | mA |
| ICC4 | Operating Current: EDO Page Mode ^(2,3,4) Average Power Supply Current | $\overline{RAS} = V_{IL}, \overline{LCAS}, \overline{UCAS},$ Cycling tPc = tPc (min.) | -35 -60 | _ | 220 160 | mA |
| ICC5 | Refresh Current: RAS-Only ^(2,3) Average Power Supply Current | RAS Cycling, LCAS , UCAS \ge VIH trc = trc (min.) | -35 -60 | _ | 230 170 | mA |
| Icc6 | Refresh Current: CBR ^(2,3,5) Average Power Supply Current | RAS, LCAS, UCAS Cycling trc = trc (min.) | -35 -60 | _ | 230 170 | mA |

Notes:

 An initial pause of 200 μs is required after power-up followed by eight RAS refresh cycles (RAS-Only or CBR) before proper device operation is assured. The eight RAS cycles wake-up should be repeated any time the tREF refresh requirement is exceeded.

2. Dependent on cycle rates.

3. Specified values are obtained with minimum cycle time and the output open.

4. Column-address is changed once each EDO page cycle.

5. Enables on-chip refresh and address counters.

ISS

AC CHARACTERISTICS^(1,2,3,4,5,6)

(Recommended Operating Conditions unless otherwise noted.)

| | | -3 | 5 | -6 | 0 | | |
|-----------|--|------|------|------|------|-------|--|
| Symbol | Parameter | Min. | Max. | Min. | Max. | Units | |
| RC | Random READ or WRITE Cycle Time | 70 | _ | 110 | — | ns | |
| İRAC | Access Time from RAS ^(6, 7) | 35 | | 60 | _ | ns | |
| tCAC | Access Time from CAS ^(6, 8, 15) | | 11 | _ | 15 | ns | |
| taa | Access Time from Column-Address ⁽⁶⁾ | | 18 | | 30 | ns | |
| tras | RAS Pulse Width | 35 | 10K | 60 | 10K | ns | |
| İRP | RAS Precharge Time | 25 | _ | 40 | _ | ns | |
| tcas | CAS Pulse Width ⁽²⁶⁾ | 6 | 10K | 10 | 10K | ns | |
| tCP | CAS Precharge Time ^(9,25) | 6 | _ | 10 | _ | ns | |
| tсsн | CAS Hold Time (21) | 35 | _ | 60 | _ | ns | |
| trcd | RAS to CAS Delay Time ^(10, 20) | 13 | 24 | 20 | 45 | ns | |
| tasr | Row-Address Setup Time | 0 | _ | 0 | _ | ns | |
| İRAH | Row-Address Hold Time | 6 | _ | 10 | _ | ns | |
| tasc | Column-Address Setup Time ⁽²⁰⁾ | 0 | | 0 | _ | ns | |
| САН | Column-Address Hold Time ⁽²⁰⁾ | 6 | _ | 10 | _ | ns | |
| AR | Column-Address Hold Time (referenced to RAS) | 30 | — | 45 | — | ns | |
| İRAD | RAS to Column-Address Delay Time ⁽¹¹⁾ | 10 | 20 | 15 | 30 | ns | |
| RAL | Column-Address to RAS Lead Time | 18 | _ | 30 | _ | ns | |
| RPC | RAS to CAS Precharge Time | 0 | _ | 0 | _ | ns | |
| RSH | RAS Hold Time ⁽²⁷⁾ | 10 | _ | 15 | _ | ns | |
| CLZ | CAS to Output in Low-Z ^(15, 29) | 3 | _ | 3 | _ | ns | |
| CRP | CAS to RAS Precharge Time ⁽²¹⁾ | 5 | _ | 5 | _ | ns | |
| OD | Output Disable Time ^(19, 28, 29) | 3 | 15 | 3 | 15 | ns | |
| oe / toea | Output Enable Time ^(15, 16) | 0 | 11 | | 15 | ns | |
| OEHC | OE HIGH Hold Time from CAS HIGH | 8 | _ | 8 | _ | ns | |
| OEP | OE HIGH Pulse Width | 8 | | 8 | _ | ns | |
| OES | OE LOW to CAS HIGH Setup Time | 5 | | 7 | _ | ns | |
| RCS | Read Command Setup Time ^(17, 20) | 0 | _ | 0 | _ | ns | |
| RRH | Read Command Hold Time (referenced to RAS) ⁽¹²⁾ | 0 | — | 0 | — | ns | |
| RCH | Read Command Hold Time (referenced to \overline{CAS}) ^(12, 17, 21) | 0 | — | 0 | — | ns | |
| WCH | Write Command Hold Time ^(17,27) | 5 | _ | 10 | _ | ns | |
| WCR | Write Command Hold Time (referenced to RAS) ⁽¹⁷⁾ | 30 | _ | 50 | _ | ns | |

www.DataSheet41

AC CHARACTERISTICS (Continued)^(1,2,3,4,5,6) (Recommended Operating Conditions unless otherwise noted.)

| | | -3 | 5 | -6 | D | |
|---------------|--|------|------|------|------|-------|
| Symbol | Parameter | Min. | Max. | Min. | Max. | Units |
| twp | Write Command Pulse Width ⁽¹⁷⁾ | 5 | _ | 10 | _ | ns |
| twpz | WE Pulse Widths to Disable Outputs | 10 | _ | 10 | _ | ns |
| trwl | Write Command to RAS Lead Time ⁽¹⁷⁾ | 10 | _ | 15 | _ | ns |
| tcwl | Write Command to CAS Lead Time ^(17, 21) | 8 | _ | 15 | _ | ns |
| twcs | Write Command Setup Time ^(14, 17, 20) | 0 | _ | 0 | | ns |
| t DHR | Data-in Hold Time (referenced to $\overline{\text{RAS}}$) | 30 | _ | 46 | | ns |
| tасн | Column-Address Setup Time to CAS Precharge during WRITE Cycle | 15 | — | 15 | — | ns |
| tоен | OE Hold Time from WE during READ-MODIFY-WRITE cycle ⁽¹⁸⁾ | 8 | — | 15 | — | ns |
| tDS | Data-In Setup Time ^(15,22) | 0 | _ | 0 | _ | ns |
| tDH | Data-In Hold Time ^(15, 22) | 6 | _ | 10 | _ | ns |
| trwc | READ-MODIFY-WRITE Cycle Time | 80 | _ | 140 | _ | ns |
| trwd | RAS to WE Delay Time during READ-MODIFY-WRITE Cycle ⁽¹⁴⁾ | 46 | — | 80 | _ | ns |
| tcwp | CAS to WE Delay Time ^(14, 20) | 25 | _ | 36 | | ns |
| tawd | Column-Address to WE Delay Time ⁽¹⁴⁾ | 30 | _ | 49 | _ | ns |
| tPC | EDO Page Mode READ or WRITE Cycle Time ⁽²⁴⁾ | 14 | — | 25 | — | ns |
| t RASP | RAS Pulse Width in EDO Page Mode | 35 | 100K | 60 | 100K | ns |
| t CPA | Access Time from CAS Precharge ⁽¹⁵⁾ | _ | 20 | _ | 35 | ns |
| t PRWC | EDO Page Mode READ-WRITE Cycle Time ⁽²⁴⁾ | 45 | — | 60 | _ | ns |
| tсон / tрон | Data Output Hold after CAS LOW | 5 | _ | 5 | | ns |
| toff | Output Buffer Turn-Off Delay from CAS or RAS ^(13,15,19,29) | 3 | 10 | 3 | 15 | ns |
| twнz | Output Disable Delay from \overline{WE} | 3 | 10 | 3 | 15 | ns |
| tclch | Last \overline{CAS} going LOW to First \overline{CAS} returning HIGH ⁽²³⁾ | 10 | — | 10 | — | ns |
| tCSR | CAS Setup Time (CBR REFRESH) ^(30, 20) | 8 | _ | 10 | | ns |
| t CHR | CAS Hold Time (CBR REFRESH) ^(30, 21) | 8 | _ | 10 | | ns |
| tord | OE Setup Time prior to RAS during HIDDEN REFRESH Cycle | 0 | — | 0 | _ | ns |
| tref | Refresh Period (512 Cycles) | | 8 | _ | 8 | ms |
| tτ | Transition Time (Rise or Fall) ^(2, 3) | 2 | 50 | 2 | 50 | ns |

Notes:


- 1. An initial pause of 200 µs is required after power-up followed by eight **RAS** refresh cycle (**RAS**-Only or CBR) before proper device operation is assured. The eight **RAS** cycles wake-up should be repeated any time the tREF refresh requirement is exceeded.
- 2. Viн (MIN) and Vi∟ (MAX) are reference levels for measuring timing of input signals. Transition times, are measured between Vi⊢ and Vi⊢ (or between Vi⊢ and Vi⊢) and assume to be 1 ns for all inputs.
- 3. In addition to meeting the transition rate specification, all input signals must transit between VIH and VIL (or between VIL and VIH) in a monotonic manner.
- 4. If \overline{CAS} and \overline{RAS} = VIH, data output is High-Z.
- 5. If **CAS** = VIL, data output may contain data from the last valid READ cycle.
- 6. Measured with a load equivalent to one TTL gate and 50 pF.
- 7. Assumes that tRCD ≤ tRCD (MAX). If tRCD is greater than the maximum recommended value shown in this table, tRAC will increase by the amount that tRCD exceeds the value shown.
- 8. Assumes that tRCD \geq tRCD (MAX).
- 9. If **CAS** is LOW at the falling edge of **RAS**, data out will be maintained from the previous cycle. To initiate a new cycle and clear the data output buffer, **CAS** and **RAS** must be pulsed for tcp.
- 10. Operation with the tRCD (MAX) limit ensures that tRAC (MAX) can be met. tRCD (MAX) is specified as a reference point only; if tRCD is greater than the specified tRCD (MAX) limit, access time is controlled exclusively by tCAC.
- 11. Operation within the tRAD (MAX) limit ensures that tRCD (MAX) can be met. tRAD (MAX) is specified as a reference point only; if tRAD is greater than the specified tRAD (MAX) limit, access time is controlled exclusively by tAA.
- 12. Either trich or trike must be satisfied for a READ cycle.
- 13. toFF (MAX) defines the time at which the output achieves the open circuit condition; it is not a reference to VOH or VOL.
- 14. twcs, trwb, tawb and tcwb are restrictive operating parameters in LATE WRITE and READ-MODIFY-WRITE cycle only. If twcs ≥ twcs (MIN), the cycle is an EARLY WRITE cycle and the data output will remain open circuit throughout the entire cycle. If trwb ≥ trwb (MIN), tawb ≥ tawb (MIN) and tcwb ≥ tcwb (MIN), the cycle is a READ-WRITE cycle and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of I/O (at access time and until CAS and RAS or OE go back to VIH) is indeterminate. OE held HIGH and WE taken LOW after CAS goes LOW result in a LATE WRITE (OE-controlled) cycle.
- 15. Output parameter (I/O) is referenced to corresponding CAS input, I/O0-I/O7 by LCAS and I/O8-I/O15 by UCAS.
- 16. During a READ cycle, if **OE** is LOW then taken HIGH before **CAS** goes HIGH, I/O goes open. If **OE** is tied permanently LOW, a LATE WRITE or READ-MODIFY-WRITE is not possible.
- 17. Write command is defined as \overline{WE} going low.
- 18. LATE WRITE and READ-MODIFY-WRITE cycles must have both too and toeh met (OE HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The I/Os will provide the previously written data if CAS remains LOW and OE is taken back to LOW after toeh is met.
- 19. The I/Os are in open during READ cycles once top or toFF occur.
- 20. The first $\chi \overline{CAS}$ edge to transition LOW.
- 21. The last $\chi \overline{CAS}$ edge to transition HIGH.
- 22. These parameters are referenced to CAS leading edge in EARLY WRITE cycles and WE leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
- 23. Last falling $\chi \overline{CAS}$ edge to first rising $\chi \overline{CAS}$ edge.
- 24. Last rising $\chi \overline{CAS}$ edge to next cycle's last rising $\chi \overline{CAS}$ edge.
- 25. Last rising $\chi \overline{CAS}$ edge to first falling $\chi \overline{CAS}$ edge.
- 26. Each $\chi \overline{CAS}$ must meet minimum pulse width.
- 27. Last $\chi \overline{CAS}$ to go LOW.
- 28. I/Os controlled, regardless UCAS and LCAS.
- 29. The 3 ns minimum is a parameter guaranteed by design.
- 30. Enables on-chip refresh and address counters.

IS41C16256A IS41LV16256A



www.DataSheet4U.com

READ CYCLE




Note:

1. toff is referenced from rising edge of RAS or CAS, whichever occurs last.




EARLY WRITE CYCLE (**OE** = DON'T CARE)






READ WRITE CYCLE (LATE WRITE and READ-MODIFY-WRITE Cycles)





EDO-PAGE-MODE READ CYCLE

www.DataSheet4U.com




Note:


1. tPc can be measured from falling edge of CAS to falling edge of CAS, or from rising edge of CAS to rising edge of CAS. Both measurements must meet the tPc specifications.

ISSI®

EDO-PAGE-MODE EARLY-WRITE CYCLE



EDO-PAGE-MODE READ-WRITE CYCLE (LATE WRITE and READ-MODIFY WRITE Cycles) U.com




Note:


1. tPc can be measured from falling edge of CAS to falling edge of CAS, or from rising edge of CAS to rising edge of CAS. Both measurements must meet the tPc specifications.




EDO-PAGE-MODE READ-EARLY-WRITE CYCLE (Psuedo READ-MODIFY WRITE)



AC WAVEFORMS READ CYCLE (With WE-Controlled Disable)




RAS-ONLY REFRESH CYCLE (**OE**, **WE** = DON'T CARE)






CBR REFRESH CYCLE (Addresses; **WE**, **OE** = DON'T CARE)

www.DataSheet4U.com



HIDDEN REFRESH CYCLE (WE = HIGH; OE = LOW)⁽¹⁾



Notes:

1. A Hidden Refresh may also be performed after a Write Cycle. In this case, $\overline{WE} = LOW$ and $\overline{OE} = HIGH$.

2. toff is referenced from rising edge of RAS or CAS, whichever occurs last.

ORDERING INFORMATION: 5V

Commercial Range: 0°C to +70°C

| Speed (ns) | Order Part No. | Package |
|------------|------------------------------------|---------------------------------------|
| 35 | IS41C16256A-35K IS41C16256A-35T | 400-mil SOJ 400-mil TSOP (Type II) |
| 60 | IS41C16256A-60K | 400-mil SOJ |
| | IS41C16256A-60T | 400-mil TSOP (Type II) |

ORDERING INFORMATION : 3.3V


Commercial Range: 0°C to +70°C

| Speed (ns) | Order Part No. | Package |
|------------|--|--|
| 35 | IS41LV16256A-35K IS41LV16256A-35KL IS41LV16256A-35T IS41LV16256A-35TL | 400-mil SOJ 400-mil SOJ, Lead-free 400-mil TSOP (Type II) 400-mil TSOP (Type II), Lead-free |
| 60 | IS41LV16256A-60K IS41LV16256A-60KL IS41LV16256A-60T IS41LV16256A-60TL | 400-mil SOJ 400-mil SOJ, Lead-free 400-mil TSOP (Type II) 400-mil TSOP (Type II), Lead-free |

PACKAGING INFORMATION

400-mil Plastic SOJ Package Code: K

www.DataSheet4U.com



| Millim | | eters | Inche | Inches | | Millimeters | | Inches | | Millimeters | | es | |
|---------------|-------|-------|-------|--------|--------|-------------|-------|--------|-------|-------------|-------|-------|--|
| Symbol | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | |
| No. Leads (N) | | 28 | 8 | 32 | | | | | | | 36 | 6 | |
| А | 3.25 | 3.75 | 0.128 | 0.148 | 3.25 | 3.75 | 0.128 | 0.148 | 3.25 | 3.75 | 0.128 | 0.148 | |
| A1 | 0.64 | _ | 0.025 | _ | 0.64 | — | 0.025 | — | 0.64 | _ | 0.025 | _ | |
| A2 | 2.08 | _ | 0.082 | _ | 2.08 | _ | 0.082 | _ | 2.08 | _ | 0.082 | _ | |
| В | 0.38 | 0.51 | 0.015 | 0.020 | 0.38 | 0.51 | 0.015 | 0.020 | 0.38 | 0.51 | 0.015 | 0.020 | |
| b | 0.66 | 0.81 | 0.026 | 0.032 | 0.66 | 0.81 | 0.026 | 0.032 | 0.66 | 0.81 | 0.026 | 0.032 | |
| С | 0.18 | 0.33 | 0.007 | 0.013 | 0.18 | 0.33 | 0.007 | 0.013 | 0.18 | 0.33 | 0.007 | 0.013 | |
| D | 18.29 | 18.54 | 0.720 | 0.730 | 20.82 | 21.08 | 0.820 | 0.830 | 23.37 | 23.62 | 0.920 | 0.930 | |
| E | 11.05 | 11.30 | 0.435 | 0.445 | 11.05 | 11.30 | 0.435 | 0.445 | 11.05 | 11.30 | 0.435 | 0.445 | |
| E1 | 10.03 | 10.29 | 0.395 | 0.405 | 10.03 | 10.29 | 0.395 | 0.405 | 10.03 | 10.29 | 0.395 | 0.405 | |
| E2 | 9.40 | BSC | 0.370 | BSC | 9.40 | BSC | 0.370 |) BSC | 9.40 | BSC | 0.370 |) BSC | |
| е | 1.27 | BSC | 0.05 | D BSC | 1.27 E | BSC | 0.050 |) BSC | 1.27 | BSC | 0.050 |) BSC | |

Copyright © 2003 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

R

ISS

| | Millimete | | Inche | Inches | | Millimeters | | Inches | | Millimeters | | Inches | |
|---------------|-----------|-------|-------|-----------|-------|-------------|-------|-----------|-------|-------------|-------|-----------|--|
| Symbol | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | |
| No. Leads (N) | | 40 | | | 42 | | | | 44 | | | | |
| А | 3.25 | 3.75 | 0.128 | 0.148 | 3.25 | 3.75 | 0.128 | 0.148 | 3.25 | 3.75 | 0.128 | 0.148 | |
| A1 | 0.64 | — | 0.025 | — | 0.64 | — | 0.025 | — | 0.64 | — | 0.025 | _ | |
| A2 | 2.08 | — | 0.082 | — | 2.08 | — | 0.082 | — | 2.08 | — | 0.082 | _ | |
| В | 0.38 | 0.51 | 0.015 | 0.020 | 0.38 | 0.51 | 0.015 | 0.020 | 0.38 | 0.51 | 0.015 | 0.020 | |
| b | 0.66 | 0.81 | 0.026 | 0.032 | 0.66 | 0.81 | 0.026 | 0.032 | 0.66 | 0.81 | 0.026 | 0.032 | |
| С | 0.18 | 0.33 | 0.007 | 0.013 | 0.18 | 0.33 | 0.007 | 0.013 | 0.18 | 0.33 | 0.007 | 0.013 | |
| D | 25.91 | 26.16 | 1.020 | 1.030 | 27.18 | 27.43 | 1.070 | 1.080 | 28.45 | 28.70 | 1.120 | 1.130 | |
| E | 11.05 | 11.30 | 0.435 | 0.445 | 11.05 | 11.30 | 0.435 | 0.445 | 11.05 | 11.30 | 0.435 | 0.445 | |
| E1 | 10.03 | 10.29 | 0.395 | 0.405 | 10.03 | 10.29 | 0.395 | 0.405 | 10.03 | 10.29 | 0.395 | 0.405 | |
| E2 | 9.40 BSC | | 0.370 | 0.370 BSC | | 9.40 BSC | | 0.370 BSC | | 9.40 BSC | | 0.370 BSC | |
| е | 1.27 | BSC | 0.050 |) BSC | 1.27 | BSC | 0.050 |) BSC | 1.27 | BSC | 0.050 |) BSC | |

Copyright © 2003 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

PACKAGING INFORMATION

Plastic TSOP

