

# 512K x 32Bits x 4Banks Low Power Synchronous DRAM

# Description

These IS42SM32200G are Low Power 67,108,864 bits CMOS Synchronous DRAM organized as 4 banks of 524,288 words x 32 bits. These products are offering fully synchronous operation and are referenced to a positive edge of the clock. All inputs and outputs are synchronized with the rising edge of the clock input. The data paths are internally pipelined to achieve high bandwidth. All input and output voltage levels are compatible with LVCMOS.

# Features

- JEDEC standard 3.3V power supply.
- · Auto refresh and self refresh.
- All pins are compatible with LVCMOS interface.
- 4K refresh cycle / 64ms.
- Programmable Burst Length and Burst Type.
- 1, 2, 4, 8 or Full Page for Sequential Burst.
- 4 or 8 for Interleave Burst.
- Programmable CAS Latency : 2,3 clocks.
- Programmable Driver Strength Control
  - Full Strength or 1/2, 1/4 of Full Strength
- Deep Power Down Mode.

- All inputs and outputs referenced to the positive edge of the system clock.
- Data mask function by DQM.
- · Internal 4 banks operation.
- · Burst Read Single Write operation.
- Special Function Support.
  - PASR(Partial Array Self Refresh)
  - Auto TCSR(Temperature Compensated Self Refresh)
- Automatic precharge, includes CONCURRENT Auto Precharge Mode and controlled Precharge.

Copyright © 2010 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:

a.) the risk of injury or damage has been minimized;

b.) the user assume all such risks; and

c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances

1

# Figure1: 90Ball FBGA Ball Assignment


	1	2	3	4	5	6	7	8	9
A	D026	DO24	VSS	)			VDD	D023	(D021)
В	DQ28	VDDQ	VSSO	)			(VDDQ)	VSSQ	(DQ19)
С	VSSQ	D027	DQ25	)			D022	D020	(VDDQ)
D	VSSQ	D029	DQ30	)			(DQ17)	DQ18	(VDDQ)
Ε	VDDQ	(D031)	NC	)			NC	D016	(VSSQ)
F	VSS	DOM3	(A3)	)			(A2)	DOM2	VDD
G	(A4)	(A5)	(A6)	)			(A10)	AO	(A1)
Н	(A7)	(A8)	NC	)			NC	(BA1)	NC
J	CLK	CKE	(A9)	)			BAO	/CS	(RAS)
К	(DOM1)	NC	NC	)			(/CAS)	/WE	DOMO
L	VDDO	DQ8	VSS	)			VDD	DQ7	(VSSO)
М	VSSO	DQ10	DQ9	)			DQ6	DQ5	(VDDQ)
Ν	(VSSO)	D012	DQ14	)			DO1	DQ3	(VDDO)
Ρ	(DQ11)	(VDDQ)	VSSO	)			VDDO	VSSO	DQ4
R	DQ13	D015	VSS	)			VDD	D00	DQ2

[Top View]


# Table2: Pin Descriptions

Pin	Pin Name	Descriptions
CLK	System Clock	The system clock input. All other inputs are registered to the SDRAM on the rising edge CLK.
CKE	Clock Enable	Controls internal clock signal and when deactivated, the SDRAM will be one of the states among power down, suspend or self refresh.
/CS	Chip Select	Enable or disable all inputs except CLK, CKE and DQM.
BA0~BA1	Bank Address	Selects bank to be activated during RAS activity. Selects bank to be read/written during CAS activity.
A0~A10	Address	Row Address: RA0~RA10Column Address: CA0~CA7Auto Precharge: A10
/RAS, /CAS, /WE	Row Address Strobe, Column Address Strobe, Write Enable	RAS, CAS and WE define the operation. Refer function truth table for details.
DQM0~DQM3	Data Input/Output Mask	Controls output buffers in read mode and masks input data in write mode.
DQ0~DQ31	Data Input/Output	Data input/output pin.
VDD/VSS	Power Supply/Ground	Power supply for internal circuits and input buffers.
VDDQ/VSSQ	Data Output Power/Ground	Power supply for output buffers.
NC	No Connection	No connection.











#### Figure4: Mode Register Definition BA1 BA0 A10 Α9 A8 Α7 A6 Α5 Α4 A3 A2 A1 A0 Address Bus 10 3 11 8 7 5 4 2 12 9 6 1 0 Mode Register (Mx) 0 0 WB CAS Latency ΒT Burst Length 0 0 0 Μ9 Write Burst Mode M5 M4 CAS Latency Μ6 М3 Burst Type **Burst Length** M1 мо M2 Burst Read and Burst Write 0 0 0 0 Reserved Sequential M3 = 0 M3 = 1 0 Burst Read and Single Write 1 0 0 1 1 Interleave 0 0 0 1 1 0 1 0 2 0 0 1 2 2 0 1 1 3 0 0 1 4 4 1 0 0 Reserved 0 1 1 8 8 1 0 Reserved 1 0 1 0 Reserved Reserved 1 1 0 Reserved 1 0 1 Reserved Reserved 1 1 1 Reserved 1 1 0 Reserved Reserved 1 1 Full Page Reserved

Note: M12/M11(BA1/BA0) must be set to "0/0" to select Mode Register (vs. the Extended Mode Register)

# Burst Type

Accesses within a given burst may be programmed to be either sequential or interleaved; this is referred to as the burst type and is selected via bit M3. The ordering of accesses within a burst is determined by the burst length, the burst type and the starting column address, as shown in Table 3.


Burst	Startin	•		Order of Access	s Within a Burst
Length	AC A2	dress A1	AO	Sequential	Interleaved
			0	0-1	0-1
2			1	1-0	1-0
		0	0	0-1-2-3	0-1-2-3
4		0	1	1-2-3-0	1-0-3-2
4		1	0	2-3-0-1	2-3-0-1
		1	1	3-0-1-2	3-2-1-0
	0	0	0	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7
	0	0	1	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6
	0	1	0	2-3-4-5-6-7-0-1	2-3-0-1-6-7-4-5
8	0	1	1	3-4-5-6-7-0-1-2	3-2-1-0-7-6-5-4
0	1	0	0	4-5-6-7-0-1-2-3	4-5-6-7-0-1-2-3
	1	0	1	5-6-7-0-1-2-3-4	5-4-7-6-1-0-3-2
	1	1	0	6-7-0-1-2-3-4-5	6-7-4-5-2-3-0-1
	1	1	1	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0
Full Page		=A0-7 ion 0-2	255)	$C_n, C_n+1, C_n+2, C_n+3, C_n+4 C_n-1, C_n$	Not Supported

# Table 3: Burst Definition

#### Note :

- 1. For full-page accesses: y = 256
- 2. For a burst length of two, A1-A7 select the blockof-two burst; A0 selects the starting column within the block.
- 3. For a burst length of four, A2-A7 select the blockof-four burst; A0-A1 select the starting column within the block.
- 4. For a burst length of eight, A3-A7 select the block-of-eight burst; A0-A2 select the starting column within the block.
- 5. For a full-page burst, the full row is selected and A0-A7 select the starting column.
- 6. Whenever a boundary of the block is reached within a given sequence above, the following access wraps within the block.
- 7. For a burst length of one, A0-A7 select the unique column to be accessed, and mode register bit M3 is ignored.





Note: E12/E11(BA1/BA0) must be set to "1/0" to select Extend Mode Register (vs. the base Mode Register)



# **Functional Description**

In general, this 64Mb SDRAM (512K x 32Bits x 4banks) is a multi-bank DRAM that operates at 3.3V and includes a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Each of the 16,777,216-bit banks is organized as 2,048 rows by 256 columns by 32-bits

Read and write accesses to the SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the bank and row to be accessed (BA0-BA1 select the bank, A0-A10 select the row). The address bits (BA0-BA1 select the bank, A0-A7 select the column) registered coincident with the READ or WRITE command are used to select the starting column location for the burst access. Prior to normal operation, the SDRAM must be initialized. The following sections provide detailed information covering device initialization, register definition, command descriptions and device operation.

#### Power up and Initialization

SDRAMs must be powered up and initialized in a predefined manner. Operational procedures other than those specified may result in undefined operation. Once power is applied to VDD and VDDQ(simultaneously) and the clock is stable(stable clock is defined as a signal cycling within timing constraints specified for the clock pin), the SDRAM requires a 100µs delay prior to issuing any command other than a COMMAND INHIBIT or NOP. CKE must be held high during the entire initialization period until the PRECHARGE command has been issued. Starting at some point during this 100µs period and continuing at least through the end of this period, COMMAND INHIBIT or NOP commands should be applied.

Once the 100µs delay has been satisfied with at least one COMMAND INHIBIT or NOP command having been applied, a PRECHARGE command should be applied. All banks must then be precharged, thereby placing the device in the all banks idle state.

Once in the idle state, two AUTO REFRESH cycles must be performed. After the AUTO REFRESH cycles are complete, the SDRAM is ready for mode register programming. Because the mode register will power up in an unknown state, it should be loaded prior to applying any operational command. And a extended mode register set command will be issued to program specific mode of self refresh operation(PASR). The following these cycles, the Low Power SDRAM is ready for normal operation.

#### **Register Definition**

#### Mode Register

The mode register is used to define the specific mode of operation of the SDRAM. This definition includes the selection of a burst length, a burst type, a CAS latency, an operating mode and a write burst mode. The mode register is programmed via the LOAD MODE REGISTER command and will retain the stored information until it is programmed again or the device loses power.

Mode register bits M0-M2 specify the burst length, M3 specifies the type of burst (sequential or interleaved), M4-M6 specify the CAS latency, M7 and M8 specify the operating mode, M9 specifies the write burst mode, and M10-M11 should be set to zero. M12 should be set to zero to prevent extended mode register.

The mode register must be loaded when all banks are idle, and the controller must wait the specified time before initiating the subsequent operation. Violating either of these requirements will result in unspecified operation.

#### **Extended Mode Register**

The Extended Mode Register controls the functions beyond those controlled by the Mode Register. These additional functions are special features of the BATRAM device. They include Partial Array Self Refresh (PASR) and Driver Strength (DS).

The Extended Mode Register is programmed via the Mode Register Set command and retains the stored information until it is programmed again or the device loses power.

The Extended Mode Register must be programmed with M7 through M11 set to "0". The Extended Mode Register must be loaded when all banks are idle and no bursts are in progress, and the controller must wait the specified time before initiating any subsequent operation. Violating either of these requirements results in unspecified operation.



#### **Burst Length**

Read and write accesses to the SDRAM are burst oriented, with the burst length being programmable, as shown in Figure 1. The burst length determines the maximum number of column locations that can be accessed for a given READ or WRITE command. Burst lengths of 1, 2, 4 or 8 locations are available for both the sequential and the interleaved burst types, and a full-page burst is available for the sequential type. The full-page burst is used in conjunction with the BURST TERMINATE command to generate arbitrary burst lengths.

Reserved states should not be used, as unknown operation or incompatibility with future versions may result. When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, meaning that the burst will wrap within the block if a boundary is reached. The block is uniquely selected by A1-A7 when the burst length is set to two; by A2-A7 when the burst length is set to four; and by A3-A7 when the burst length is set to eight. The remaining (least significant) address bit(s) is (are) used to select the starting location within the block. Full-page bursts wrap within the page if the boundary is reached.

#### Bank(Row) Active

The Bank Active command is used to activate a row in a specified bank of the device. This command is initiated by activating CS, RAS and deasserting CAS, WE at the positive edge of the clock. The value on the BA0-BA1 selects the bank, and the value on the A0-A10 selects the row.

This row remains active for column access until a precharge command is issued to that bank. Read and write operations can only be initiated on this activated bank after the minimum tRCD time is passed from the activate command.

#### Read

The READ command is used to initiate the burst read of data. This command is initiated by activating CS, CAS, and deasserting WE, RAS at the positive edge of the clock. BAO-BA1 input select the bank, AO-A7 address inputs select the starting column location. The value on input A10 determines whether or not Auto Precharge is used. If Auto Precharge is selected the row being accessed will be precharged at the end of the READ burst; if Auto Precharge is not selected, the row will remain active for subsequent accesses. The length of burst and the CAS latency will be determined by the values programmed during the MRS command.

#### Write


The WRITE command is used to initiate the burst write of data. This command is initiated by activating CS, CAS, WE and deasserting RAS at the positive edge of the clock. BAO-BA1 input select the bank, AO-A7 address inputs select the starting column location. The value on input A10 determines whether or not Auto Precharge is used. If Auto Precharge is selected the row being accessed will be precharged at the end of the WRITE burst; if Auto Precharge is not selected, the row will remain active for subsequent accesses.




#### CAS Latency

The CAS latency is the delay, in clock cycles, between the registration of a READ command and the availability of the first piece of output data. The latency can be set to two or three clocks. If a READ command is registered at clock edge n, and the latency is m clocks, the data will be available by clock edge n + m. The DQs will start driving as a result of the clock edge one cycle earlier (n + m - 1), and provided that the relevant access times are met, the data will be valid by clock edge n + m. For example, assuming that the clock cycle time is such that all relevant access times are met, if a READ command is registered at T0 and the latency is programmed to two clocks, the DQs will start driving after T1 and the data will be valid by T2, as shown in Figure 6. Reserved states should not be used as unknown operation or incompatibility with future versions may result.

# Figure6: CAS Latency





#### **Operating Mode**

The normal operating mode is selected by setting M7 and M8 to zero; the other combinations of values for M7 and M8 are reserved for future use and/or test modes. The programmed burst length applies to both READ and WRITE bursts. Test modes and reserved states should not be used because unknown operation or incompatibility with future versions may result.

#### Write Burst Mode

When M9 = 0, the burst length programmed via M0-M2 applies to both READ and WRITE bursts; when M9 = 1, the programmed burst length applies to READ bursts, but write accesses are single-location (nonburst) accesses.

# Table4: Command Truth Table

Function	CKEn-1	CKEn	/CS	/RAS	/CAS	/WE	DQM	ADDR	A10	Note
Command Inhinit (NOP)	H	X	Н	X	X	X	X	X		
No Operation (NOP)	Н	X	L	Н	Н	Н	X	X		
Mode Register Set	Н	X	L	L	L	L	x	OP CODE		4
Extended Mode Register Set	H	Х	L	L	L	L	х	OP CODE		4
Active (select bank and activate row)	Н	х	L	L	Н	Н	х	Bank/Row		
Read	Н	Х	L	Н	L	Н	L/H	Bank/Col	L	5
Read with Autoprecharge	Н	Х	L	Н	L	Н	L/H	Bank/Col	Н	5
Write	Н	Х	L	Н	L	L	L/H	Bank/Col	L	5
Write with Autoprecharge	Н	Х	L	Н	L	L	L/H	Bank/Col	Н	5
Precharge All Banks	Н	Х	L	L	Н	L	х	Х	Н	
Precharge Selected Bank	Н	Х	L	L	Н	L	х	Bank	L	
Burst Stop	Н	Н	L	Н	Н	L	х	x		
Auto Refresh	Н	Н	L	L	L	Н	Х	x		3
Self Refresh Entry	Н	L	L	L	L	Н	Х	Х		3
			Н	Х	Х	Х	N/	V		_
Self Refresh Exit	L	Н	L	Н	Н	Н	- x	Х		2
			Н	Х	Х	Х	N/	V		
Precharge Power Down Entry	Н	L	L	Н	Н	Н	- X	Х		
Development Deven Field			Н	Х	Х	Х	N/	V		
Precharge Down Exit	L	Н	L	Н	Н	Н	- X	Х		
Cleak Gueneral Fisher			Н	Х	Х	Х				
Clock Suspend Entry	Н	L	L	V	V	V	- x	Х		
Clock Suspend Exit	L	Н			Х		х	Х		
Deep Power Down Entry	Н	L	L	Н	Н	L	х	Х		6
Deep Power Down Exit	L	Н			Х	-	Х	Х		

Note :

1. CKEn is the logic state of CKE at clock edge n; CKEn-1 was the state of CKE at the previous clock edge.

H: High Level, L: Low Level, X: Don't Care, V: Valid

2. Exiting Self Refresh occurs by asynchronously bringing CKE from low to high and will put the device in the all banks idle state once tXSR is met. Command Inhibit or NOP commands should be issued on any clock edges occuring during the tXSR period. A minimum of two NOP commands must be provided during tXSR period.

3. During refresh operation, internal refresh counter controls row addressing; all inputs and I/Os are "Don't Care" except for CKE.

- 4. A0-A10 define OP CODE written to the mode register, and BA1/BA0 must be issued "0/0" in the mode register set, and "1/0" in the extended mode register set.
- 5. DQM "L" means the data Write/Ouput Enable and "H" means the Write inhibit/Output High-Z. Write DQM Latency is 0 CLK and Read DQM Latency is 2 CLK.
- 6. Standard SDRAM parts assign this command sequence as Burst Terminate. For Bat Ram parts, the Burst Terminate command is assigned to the Deep Power Down function.




Current					Comm	and		0	N
State	/CS	/RAS	/CAS	/WE	BA	A0-A10	Description	Action	Note
	L	L	L	L		OP CODE	Mode Register Set	Set the Mode Register	14
	L	L	L	Н	Х	х	Auto or Self Refresh	Start Auto or Self Refresh	5
	L	L	Н	L	BA	х	Precharge	No Operation	
Idle -	L	L	Н	Н	BA	Row Add.	Bank Activate	Activate the Specified Bank and Row	
	L	Н	L	L	BA	Col Add./ A10	Write/WriteAP	ILLEGAL	4
	L	Н	L	Н	BA	Col Add./ A10	Read/ReadAP	ILLEGAL	4
	L	Н	Н	Н	Х	Х	No Operation	No Operation	3
	Н	х	Х	х	Х	х	Device Deselect	No Operation or Power Down	3
	L	L	L	L		OP CODE	Mode Register Set	ILLEGAL	13,14
	L	L	L	Н	Х	Х	Auto or Self Refresh	ILLEGAL	13
	L	L	Н	L	BA	X Precharge Precharge		Precharge	7
Row Active	L	L	Н	Н	BA	Row Add.	Bank Activate	ILLEGAL	4
	L	Н	L	L	BA	Col Add./A10	Write/Write AP	Start Write : Optional AP(A10=H)	6
	L	Н	L	Н	BA	Col Add./A10	Read/Read AP	Start Read : Optional AP(A10=H)	6
	L	Н	Н	Н	Х	Х	No Operation	No Operation	
	Н	Х	Х	Х	Х	Х	Device Deselect	No Operation	
	L	L	L	L		OP CODE	Mode Register Set	ILLEGAL	13,14
	L	L	L	Н	Х	х	Auto or Self Refresh	ILLEGAL	13
	L	L	Н	L	BA	х	Precharge	Termination Burst : Start the Precharge	
	L	L	Н	Н	BA	Row Add.	Bank Activate	ILLEGAL	4
Read	L	Н	L	L	BA	Col Add./A10	Write/WriteAP	Termination Burst : Start Write(AP)	8,9
	L	Н	L	Н	BA	Col Add./A10	Read/Read AP	Terimination Burst : Start Read(AP)	8
	L	Н	Н	Н	Х	Х	No Operation	Continue the Burst	
	Н	х	Х	Х	х	Х	Device Deselect	Continue the Burst	

Current					Comm	and			
State	/CS	/RAS	/CAS	/WE	BA	A0-A10	Description	Action	Note
	L	L	L	L		OP CODE	Mode Register Set	ILLEGAL	13,14
	L	L	L	Н	х	Х	Auto or Self Refresh	ILLEGAL	13
	L	L	Н	L	BA	Х	Precharge	Termination Burst : Start the Precharge	10
	L	L	Н	Н	BA	Row Add.	Bank Activate	ILLEGAL	4
Write	L	Н	L	L	BA	Col Add./A10	Write/WriteAP	Termination Burst : Start Write(AP)	8
	L	Н	L	Н	BA	Col Add./A10	Read/ReadAP	Terimination Burst : Start READ(AP)	8,9
	L	Н	Н	Н	х	Х	No Operation	Continue the Burst	
	Н	Х	Х	Х	х	Х	Device Deselect	Continue the Burst	
	L	L	L	L	OP CODE		Mode Register Set	ILLEGAL	13,14
	L	L	L	Н	х	Х	Auto or Self Refresh	ILLEGAL	13
Deed	L	L	Н	L	BA	Х	Precharge	ILLEGAL	4,12
with	L	L	Н	Н	BA	Row Add.	Bank Activate	ILLEGAL	4,12
Auto	L	Н	L	L	BA	Col Add./A10	Write/WriteAP	ILLEGAL	12
Precharge	L	Н	L	Н	BA	Col Add./A10	Read/ReadAP	ILLEGAL	12
	L	Н	Н	Н	х	Х	No Operation	Continue the Burst	
	Н	Х	Х	Х	Х	Х	Device Deselect	Continue the Burst	
	L	L	L	L		OP CODE	Mode Register Set	ILLEGAL	13,14
	L	L	L	Н	х	Х	Auto or Self Refresh	ILLEGAL	13
) A (rite	L	L	Н	L	BA	Х	Precharge	ILLEGAL	4,12
Write with	L	L	Н	Н	BA	Row Add.	Bank Activate	ILLEGAL	4,12
Auto	L	Η	L	L	BA	Col Add./A10	Write/WriteAP	ILLEGAL	12
Precharge	L	Н	L	Н	BA	Col Add./A10	Read/ReadAP	ILLEGAL	12
	L	Н	Н	Н	х	Х	No Operation	Continue the Burst	
	Н	Х	Х	Х	Х	Х	Device Deselect	Continue the Burst	

Current					Comm	and		Action	Note
State	/CS	/RAS	/CAS	/WE	BA	A0-A10	Description	Action	Note
	L	L	L	L		OP CODE	Mode Register Set	ILLEGAL	13,14
	L	L	L	Н	Х	Х	Auto or Self Refresh	ILLEGAL	13
Precharging	L	L	Н	L	BA	х	Precharge	No Operation : Bank(s) Idle after tRP	
	L	L	Н	Н	BA	BA     A0-A10     Description     ILLEGAL     1       VP CODE     Mode Register Set     ILLEGAL     1       X     X     Auto or Self Refresh     ILLEGAL     1       BA     X     Precharge     No Operation : Bank(s) Idle after tRP     1       BA     Row Add.     Bank Activate     ILLEGAL     1       BA     Col Add./ A10     Write/WriteAP     ILLEGAL     1       BA     Col Add./ A10     Read/ReadAP     ILLEGAL     1       X     X     No Operation     No Operation : Bank(s) Idle after tRP     1       X     X     Device Deselect     No Operation : Bank(s) Idle after tRP     1       X     X     Auto or Self Refresh     ILLEGAL     1       BA <t< td=""><td>4,12</td></t<>	4,12		
Precharging	L	Н	L	L	BA	Col Add./ A10	Write/WriteAP	ILLEGAL	4,12
	L	Н	L	Н	BA	Col Add./ A10	Read/ReadAP	ILLEGAL	4,12
	L	Н	Н	Н	Х	х	No Operation		
	Н	Х	Х	Х	x x		Device Deselect		
	L	L	L	L		OP CODE	Mode Register Set	ILLEGAL	13,14
	L	L	L	Н	Х	Х	Auto or Self Refresh	ILLEGAL	13
	L	L	Н	L	BA	Х	Precharge	ILLEGAL	4,12
	L	L	Н	Н	BA	Row Add.	Bank Activate	ILLEGAL	4,11,12
Row Activating	L	Н	L	L	BA	Col Add./A10	Precharge ILLEGAL   I. Bank Activate ILLEGAL   I.10 Write/Write AP ILLEGAL   I.10 Read/Read AP ILLEGAL	4,12	
riotirutiing	L	Н	L	Н	BA	Col Add./A10	Read/Read AP	ILLEGAL	4,12
	L	Н	Н	Н	Х	х	No Operation		
	Н	х	Х	х	Х	х	Device Deselect		
	L	L	L	L		OP CODE	Mode Register Set	ILLEGAL	13,14
	L	L	L	Н	Х	Х	Auto or Self Refresh	ILLEGAL	13
	L	L	Н	L	BA	Х	Precharge	ILLEGAL	4,13
	L	L	Н	Н	BA	Row Add.	Bank Activate	ILLEGAL	4,12
L L H L BA X Precharge   L L H H BA Row Add. Bank Activate									
	L	Н	L	Н	BA	Col Add./A10	Read/Read AP	to or Self RefreshILLEGALto or Self RefreshILLEGALechargeILLEGALite/Write APILLEGALad/Read APILLEGALOperationNo Operation : ROW Active after tRCDvice DeselectNo Operation : ROW Active after tRCDde Register SetILLEGALite/WriteAPILLEGALite/WriteAPILLEGALde Register SetILLEGALite/WriteAPILLEGALite/WriteAPStart Write : Optional AP(A10=H)operationNo Operation : Row Active after tDPLoperationNo Operation : Row Active after tDPLNo Operation : Row Active after tDPLNo Operation : Row Active after tDPL	9
	L	Н	Н	Н	Х	х	No Operation		
	Н	х	Х	Х	Х	Х	Device Deselect		

Current					Comm	and		Antion	Nata
State	/CS	/RAS	/CAS	/WE	BA	A0-A10	Description	Action	Note
	L	L	L	L		OP CODE	Mode Register Set	ILLEGAL	13,14
	L	L	L	Н	х	Х	Auto or Self Refresh	ILLEGAL	13
	L	L	Н	L	BA	Х	Precharge	ILLEGAL	4,13
Write Recovering	L	L	Н	Н	BA	Row Add.	Bank Activate	ILLEGAL	4,12
with	L	Н	L	L	BA	Col Add./ A10	Write/WriteAP	ILLEGAL	4,12
Auto Precharge	L	Н	L	/CAS/WEBAA0-A10DescriptionIntegrationLL $\bigcirc$ P CODEMode Register SetILLEGAL1LHXXAuto or Self RefreshILLEGAL4HLBAXPrechargeILLEGAL4HHBARow Add.Bank ActivateILLEGAL4LLBACol Add./ A10Write/WriteAPILLEGAL4LLBACol Add./ A10Read/ReadAPILLEGAL4HHSXXNo OperationPrecharge after tDPL4HHXXNo OperationPrecharge after tDPL4LHSXXNo OperationPrecharge after tDPL4HHXXAuto or Self RefreshILLEGAL4HHXXAuto or Self RefreshILLEGAL1LLPrechargeILLEGAL11LHXXAuto or Self RefreshILLEGAL1LHSACol Add./A10Bank ActivateILLEGAL1HHBACol Add./A10Write/Write APILLEGAL1LHBACol Add./A10Read/Read APILLEGAL1LHBACol Add./A10Read/Read APILLEGAL1LHBACol Add./A10Read/Read APILLEGAL1HHXXN	4,9,12				
Precharge	L	Н	Н	Н	x x		No Operation		
	Н	Х	Х	х	x x		Device Deselect		
	L	L	L	L		OP CODE	Mode Register Set	ILLEGAL	13,14
	L	L	L	Н	х	Х	Auto or Self Refresh	ILLEGAL	13
	L	L	Н	L	BA	Х	Precharge	ILLEGAL	13
	L	L	Н	Н	BA	Row Add.	Bank Activate	ILLEGAL	13
Refreshing	L	Н	L	L	BA	Col Add./A10	Write/Write AP	ILLEGAL	13
	Refreshing L	Н	L	Н	BA	Col Add./A10	Read/Read AP	ILLEGAL	13
	L	Н	Н	Н	х	х	No Operation		
	Н	Х	х	х	х	х	Device Deselect		
	L	L	L	L		OP CODE	Mode Register Set	ILLEGAL	13,14
	L	L	L	Н	х	Х	Auto or Self Refresh	ILLEGAL	13
	L	L	Н	L	BA	Х	Precharge	ILLEGAL	13
Maria	L	L	Н	Н	BA	Row Add.	Bank Activate	ILLEGAL	13
Mode Register	L	Н	L	L	BA	Col Add./A10	Write/WriteAP	ILLEGAL	13
Accessing	L	Н	L	Н	BA	Col Add./A10	Read/Read AP	ILLEGAL	13
	L	Н	Н	Н	х	х	No Operation	No Operation : Idle after 2 Clock Cycle	
	Н	Х	Х	х	х	х	Device Deselect	No Operation : Idle after 2 Clock Cycle	






#### Note :

- 1. H: Logic High, L: Logic Low, X: Don't care, BA: Bank Address, AP: Auto Precharge.
- 2. All entries assume that CKE was active during the preceding clock cycle.
- 3. If both banks are idle and CKE is inactive, then in power down cycle
- 4. Illegal to bank in specified states. Function may be legal in the bank indicated by Bank Address, depending on the state of that bank.
- 5. If both banks are idle and CKE is inactive, then Self Refresh mode.
- 6. Illegal if tRCD is not satisfied.
- 7. Illegal if tRAS is not satisfied.
- 8. Must satisfy burst interrupt condition.
- 9. Must satisfy bus contention, bus turn around, and/or write recovery requirements.
- 10. Must mask preceding data which don't satisfy tDPL.
- 11. Illegal if tRRD is not satisfied
- 12. Illegal for single bank, but legal for other banks in multi-bank devices.
- 13. Illegal for all banks.
- 14. Mode Register Set and Extended Mode Register Set is same command truth table except BA.



# Table6: CKE Truth Table

<u> </u>	C	KE			Cor	nmand				
Current State	Prev Cycle	Current Cycle	/cs	/RAS	/CAS	/WE	BA	A0-A10	Action	Note
	Н	L H H X X X X X Exit Self Refresh Deselect		INVALID	2					
	L	н	Н	Х	Х	х	Х	Х	Exit Self Refresh with Device Deselect	3
Self	L	Н	L	Н	Н	Н	Х	Х	Exit Self Refresh with No Operation	3
Refresh	L	Н	L	Н	Н	L	Х	Х	ILLEGAL	3
	L	Н	L	Н	L	Х	Х	Х	ILLEGAL	3
	L	Н	L	L	Х	Х	Х	Х	ILLEGAL	3
	L	L	Х	Х	Х	Х	Х	Х	Maintain Self Refresh	
	Н	Х	Х	Х	Х	Х	Х	Х	INVALID	2
			Н	Х	Х	Х	Х	Х	Power Down Mode Exit, All	_
	L	Н	L	Н	Н	Н	Х	Х	Banks Idle	3
Power Down				L	Х	Х	Х	Х	ILLEGAL	
2000	L	н	L	Х	L	Х	Х	Х		3
				Х	Х	L	Х	Х		
	L	L	Х	Х	Х	Х	Х	Х	Maintain Power Down Mode	
	Н	Х	Х	Х	Х	Х	Х	Х	INVALID	2
Deep Power	L	Н	Х	Х	Х	Х	Х	Х	Deep Power Down Mode Exit	6
Down	L	L	Х	Х	Х	Х	Х	Х	Maintain Deep Power Down Mode	
	Н	Н	Н	Х	Х	Х			Refer to the Idle State	4
	Н	Н	L	Н	Х	Х			section of the Current State Truth Table	4
	Н	Н	L	L	Н	Х				4
	Н	Н	L	L	L	Н	Х	Х	Auto Refresh	
A.U.	Н	Н	L	L	L	L	(	OP CODE	Mode Register Set	5
All Banks	Н	L	Н	Х	Х	Х			Refer to the Idle State	4
Idle	Н	L	L	Н	Х	Х			section of the Current State Truth Table	4
	Н	L	L	L	Н	Х				4
	Н	L	L	L	L	Н	Х	Х	Entry Self Refresh	5
	Н	L	L	L	L	L	(	OP CODE	Mode Register Set	
	L	Х	Х	Х	Х	Х	Х	Х	Power Down	5
Any	Н	Н	Х	Х	Х	Х	Х	Х	Refer to Operations of the Current State Truth Table	
State other	Н	L	Х	Х	Х	Х	Х	Х	Begin Clock Suspend next cycle	
than listed above	L	Н	Х	Х	Х	Х	Х	Х	Exit Clock Suspend next cycle	
	L	L	Х	Х	Х	Х	Х	Х	Maintain Clock Suspend	





#### Note :

- 1. H: Logic High, L: Logic Low, X: Don't care
- 2. For the given current state CKE must be low in the previous cycle.
- 3. When CKE has a low to high transition, the clock and other inputs are re-enabled asynchronously. When exiting power down mode, a NOP (or Device Deselect) command is required on the first positive edge of clock after CKE goes high.
- 4. The address inputs depend on the command that is issued.
- 5. The Precharge Power Down mode, the Self Refresh mode, and the Mode Register Set can only be entered from the all banks idle state.
- 6. When CKE has a low to high transition, the clock and other inputs are re-enabled asynchronously.

When exiting deep power down mode, a NOP (or Device Deselect) command is required on the first positive edge of clock after CKE goes high and is maintained for a minimum 100usec.

# Table7: Absolute Maximum Rating

Parameter	Symbol	Rating	Unit
Ambient Temperature (Industrial)	т	-40 ~ 85	°C
Ambient Temperature (Commercial)	T <sub>A</sub>	0 ~ 70	ւ
Storage Temperature	T <sub>stg</sub>	-55 ~ 150	°C
Voltage on Any Pin relative to VSS	V <sub>IN</sub> , V <sub>OUT</sub>	-1.0 ~ 4.6	V
Voltage on VDD relative to VSS	VDD, VDDQ	-1.0 ~ 4.6	V
Short Circuit Output Current	I <sub>OS</sub>	50	mA
Power Dissipation	P <sub>D</sub>	1	W

Note :

Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# Table8: Capacitance (T<sub>A</sub>=25 °C, f=1MHz, VDD=3.3V)

Parameter	Pin	Symbol	Min	Max	Unit
	CLK	C <sub>I1</sub>	2	4	pF
Input Capacitance	A0~A10, BA0~BA1, CKE, /CS, /RAS, /CAS, /WE, DQM0~DQM3	C <sub>12</sub>	2	4	pF
Data Input/Output Capacitance	DQ0~DQ31	CIO	3	5	pF

# Table9: DC Operating Condition (Voltage referenced to VSS=0V, $T_A{=}$ -40 $\sim$ 85 $^{\circ}\text{C})$

Parameter	Symbol	Min	Тур	Max	Unit	Note
Davies Complex Mallance	VDD	2.7	3.3	3.6	V	
Power Supply Voltage	VDDQ	2.7	3.3	3.6	V	1
Input High Voltage	V <sub>IH</sub>	2.2	-	VDDQ+0.3	V	2
Input Low Voltage	V <sub>IL</sub>	-0.3	0	0.5	V	3
Output High Voltage	V <sub>OH</sub>	2.4	-	-	V	I <sub>OH</sub> = -0.1mA
Output Low Voltage	V <sub>OL</sub>	-	-	0.4	V	$I_{OL}$ = +0.1mA
Input Leakage Current	I <sub>LI</sub>	-1	-	1	uA	4
Output Leakage Current	I <sub>LO</sub>	-1.5		1.5	uA	5

Note :

1. VDDQ must not exceed the level of VDD

2. VIH(max) = 5.3V AC. The overshoot voltage duration is  $\leq$  3ns.

3. VIL(min) = -2.0V AC. The overshoot voltage duration is  $\leq$  3ns.

4. Any input  $0V \le VIN \le VDDQ$ .


Input leakage currents include Hi-Z output leakage for all bi-directional buffers with tri-state outputs.


5. DOUT is disabled,  $0V \le VOUT \le VDDQ$ .



Parameter	Symbol	Тур	Unit
AC Input High/Low Level Voltage	V <sub>IH</sub> / V <sub>IL</sub>	2.4 / 0.4	V
Input Timing Measurement Reference Level Voltage	V <sub>TRIP</sub>	0.5 x VDDQ	V
Input Rise / Fall Time	t <sub>R</sub> / t <sub>F</sub>	1 / 1	ns
Output Timing Measurement Reference Level Voltage	V <sub>OUTREF</sub>	0.5 x VDDQ	V
Output Load Capacitance for Access Time Measurement	CL	30	pF

# Table10: AC Operating Condition ( $T_A$ = -40 ~ 85 °C, VDD = 2.7V~3.6V, VSS=0V)





DC Output Load Circuit

AC Output Load Circuit

Parameter				Speed				N - 1	
		Sym	Test Condition	-60	-75	-10	Unit	Note	
Operating Current			ICC1	Burst Length=1, One Bank Active, $tRC \ge tRC(min) IOL = 0 mA$	60 55 50			mA	1
Precharge Standby Current in Power Down Mode		ICC2P	$CKE \leq VIL(max)$ , tCK = 10ns	0.3			mA		
		ICC2PS	CKE & CLK $\leq$ VIL(max), tCK = $\infty$						
Precharge Standby Current in Non Power Down Mode		ICC2N	$\label{eq:cke} \begin{array}{l} CKE \geq VIH(min), \ /CS \geq VIH(min), \ tCK = 10 ns \\ \\ Input signals are changed one time during 2 clks. \end{array}$		8				
		ICC2NS	$CKE \ge VIH(min)$ , $CLK \le VIL(max)$ , $tCK = \infty$ Input signals are stable.		1		mA		
Active Standby Current in Power Down Mode		ICC3P	$CKE \le VIL(max)$ , tCK = 10ns	5					
		ICC3PS	CKE & CLK $\leq$ VIL(max), tCK = $\infty$		1		mA		
Active Standby Current in Non Power Down Mode		ICC3N	$\label{eq:cke} \begin{array}{l} CKE \geq VIH(min), \ /CS \geq VIH(min), \ tCK = 10ns \\ \\ Input \ signals \ are \ changed \ one \ time \ during \ 2 \ clks. \end{array}$	15 6			mA		
		ICC3NS	$CKE \ge VIH(min)$ , $CLK \le VIL(max)$ , $tCK = \infty$ Input signals are stable.						
Burst Mode Operating Current		ICC4	tCK>tCK(min), IOL = 0 mA, Page Burst All Banks Activated, tCCD = 1 clk	80	75	70	mA	1	
Auto Refresh Current (4K Cycle)		ICC5	$tRC \ge tRFC(min)$ , All Banks Active	80 75 70			mA	2	
Self Refresh Current	PASR	TCSR		CKE ≤ 0.2V					
	4 banks	85°C				350			
		45°C				180			
	2 Bank	85°C	ICC6			310			
		45°C	]			160			
	1 Bank	85°C			290				
		45°C			150				
Deep Power Down Mode Current		ode Current	ICC7			10		uA	

Note :

1. Measured with outputs open.

2. Refresh period is 64ms.

Parameter		C	-0	60	-75		-10			
		Sym	Min	Max	Min	Max	Min	Мах	Unit	Note
	CL = 3	tCK3	6.0	1000	7.5	1000	10	4000		
CLK Cycle Time	CL = 2	tCK2	10	1000	10	1000	10	1000		1
Access time from CLK (pos. edge) CL = 3 CL = 2		tAC3		5.5		6		8	1	
		tAC2		8		8		8		2
CLK High-Level Width	0L = 2	tCH	2.5	0	2.5	0	2.5	0	1	3
CLK Low-Level Width		tCL	2.5		2.5		2.5		+	3
CKE Setup Time		tCKS	1.5		2.0		2.0		+	3
CKE Hold Time									+	
	<b>m</b> 0	tCKH	1.0		1.0		1.0		4	
/CS, /RAS, /CAS, /WE, DQM Setup T		tCMS	1.5		2.0		2.0		4	
/CS, /RAS, /CAS, /WE, DQM Hold Tin	ne	tCMH	1.0		1.0		1.0		4	
Address Setup Time		tAS	1.5		2.0		2.0		+	
Address Hold Time		tAH	1.0		1.0		1.0		ns	<u> </u>
Data-In Setup Time		tDS	1.5		2.0	<b> </b>	2.0		4	┝───
Data-In Hold Time	<u>.</u>	tDH	1.0		1.0		1.0		4	
Data-Out High-Impedance Time	CL = 3	tHZ3		5.5		6		8		4
from CLK (pos.edge) CL = 2		tHZ2		8		8		8	4	
Data-Out Low-Impedance Time		tLZ	1.0		1.0		1.0			
Data-Out Hold Time (load)		tOH	2.5		2.5		2.5			
Data-Out Hold Time (no load)		tOHN	1.8		1.8		1.8			
ACTIVE to PRECHARGE command		tRAS	42	100K	45	100K	40	100K		
PRECHARGE command period		tRP	18		22.5		24			
ACTIVE bank a to ACTIVE bank a command		tRC	60		67.5		64			5
ACTIVE bank a to ACTIVE bank b command		tRRD	12		15		20			
ACTIVE to READ or WRITE delay		tRCD	18		22.5		30			
READ/WRITE command to READ/WF command	RITE	tCCD	1		1		1		CLK	6
WRITE command to input data delay		tDWD	0		0		0			6
Data-in to PRECHARGE command		tDPL	12		15		20		ns	7
Data-in to ACTIVE command		tDAL	30		37.5		40		113	7
DQM to data high-impedance during READs		tDQZ	2		2		2			6
DQM to data mask during WRITEs		tDQM	0		0		0		]	6
LOAD MODE REGISTER command to ACTIVE or REFRESH command		tMRD	2		2		2			8
Data-out to high-impedance from	CL = 3	tROH3	3		3		3		CLK	4
PRECHARGE command	CL = 2	tROH2	2		2		2		]	6
Last data-in to burst STOP command		tBDL	1		1		1		1	6
Last data-in to new READ/WRITE command		tCDL	1		1		1			6
CKE to clock disable or power-down entry mode		tCKED	1		1		1		0.14	9
CKE to clock enable or power-down exit setup mode		tPED	1		1		1		CLK	9
Refresh period (4,096 rows)		tREF		64		64		64	ms	
AUTO REFRESH period		tRFC	66		67.5	1	70		1	5
Exit SELF REFRESH to ACTIVE comm	nand	tXSR	66	1	67.5	1	70	1	ns	5
Transition time		tT	0.5	1.2	0.5	1.2	0.5	1.2	1	-

# Table12: AC Characteristic (AC operation conditions unless otherwise noted)



Note :

- 1. The clock frequency must remain constant (stable clock is defined as a signal cycling within timing constraints specified for the clock pin) during access or precharge states (READ, WRITE, including tDPL, and PRECHARGE commands). CKE may be used to reduce the data rate.
- 2. tAC at CL = 3 with no load is 5.5ns and is guaranteed by design. Access time to be measured with input signals of 1V/ns edge rate, from 0.8V to 0.2V. If tR > 1ns, then (tR/2-0.5)ns should be added to the parameter.
- 3. AC characteristics assume tT = 1ns. If tR & tF > 1ns, then [(tR+tF)/2-1]ns should be added to the parameter.
- 4. tHZ defines the time at which the output achieves the open circuit condition; it is not a reference to VOH or VOL. The last valid data element will meet tOH before going High-Z.
- 5. Parameter guaranteed by design.
  - A. Target values listed with alternative values in parentheses.
  - B. tRFC must be less than or equal to tRC+1CLK
  - tXSR must be less than or equal to tRC+1CLK
- 6. Required clocks are specified by JEDEC functionality and are not dependent on any timing parameter.
- 7. Timing actually specified by tDPL plus tRP; clock(s) specified as a reference only at minimum cycle rate
- 8. JEDEC and PC100 specify three clocks.
- 9. Timing actually specified by tCKs; clock(s) specified as a reference only at minimum cycle rate.
- 10. A new command can be given tRC after self refresh exit.

# **Special Operation for Low Power Consumption**

#### **Temperature Compensated Self Refresh**

Temperature Compensated Self Refresh allows the controller to program the Refresh interval during SELF REFRESH mode, according to the case temperature of the Low Power SDRAM device. This allows great power savings during SELF REFRESH during most operating temperature ranges. Only during extreme temperatures would the controller have to select a TCSR level that will guarantee data during SELF REFRESH.

Every cell in the DRAM requires refreshing due to the capacitor losing its charge over time. The refresh rate is dependent on temperature. At higher temperatures a capacitor loses charge quicker than at lower temperatures, requiring the cells to be refreshed more often. Historically, during Self Refresh, the refresh rate has been set to accommodate the worst case, or highest temperature range expected.

Thus, during ambient temperatures, the power consumed during refresh was unnecessarily high, because the refresh rate was set to accommodate the higher temperatures.

This temperature compensated refresh rate will save power when the DRAM is operating at normal temperatures.

# Partial Array Self Refresh


For further power savings during SELF REFRESH, the PASR feature allows the controller to select the amount of memory that will be refreshed during SELF REFRESH. The refresh options are All Banks; all four banks, Two Banks; bank a and b, One Bank; bank a, Half of One Bank; 1/2 of bank a, Quarter of One Bank; 1/4 of bank a. WRITE and READ commands can still occur during standard operation, but only the selected banks will be refreshed during SELF REFRESH. Data in banks that are disabled will be lost.

# **Deep Power Down**


Deep Power Down is an operating mode to achieve maximum power reduction by eliminating the power of the whole memory array of the devices. Data will not be retained once the device enters Deep Power Down Mode.

This mode is entered by having all banks idle then /CS and /WE held low with /RAS and /CAS held high at the rising edge of the clock, while CKE is low. This mode is exited by asserting CKE high.











# Ordering Information – VDD = 3.3V

# Industrial Range: (-40°C to +85°C)

Configuration	Frequency (MHz)	Speed (ns)	Order Part No.	Package		
2Mx32	166	6	IS42SM32200G-6BLI	90-ball BGA, Lead-free		
	133	7.5	IS42SM32200G-75BLI	90-ball BGA, Lead-free		