

## 16K X 1 HIGH SPEED CMOS STATIC RAM

PRELIMINARY  
OCTOBER 1990

### FEATURES

- High speed access time 15, 20, 25ns (Max.)
- Low active power- 200mW (Typical)
- Low standby power-55mW (Typical) TTL standby -10 $\mu$ W (Typical) CMOS standby (L-version)
- Fully static operation-no clock or refresh required
- TTL compatible inputs and outputs
- 2V data retention for battery backup (L-version)
- Single 5V power supply

### DESCRIPTION


The ISSI IS61C67 is a high speed, low power, 16384- word by 1- bit CMOS static RAM. It is fabricated using ISSI's high performance CMOS double metal technology. This highly reliable process coupled with innovative circuit design techniques, yields access times as fast as 15ns maximum.

When  $\overline{CE}$  is high (de-selected), the device assumes a standby mode at which the power dissipation can be reduced down to 10 $\mu$ W typical at CMOS input levels (L-version).


Easy memory expansion is provided by using active low Chip Enable Input. The active low Write Enable controls both writing and reading of the memory.

The IS61C67 is available in 300 mil PDIP.

### FUNCTIONAL BLOCK DIAGRAM



### PIN CONFIGURATION



**Integrated Silicon Solution, Inc.**

680 Almanor, Sunnyvale, California 94086 (408) 733-4774 FAX (408) 245-4774

This document contains preliminary data. ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors which may appear in this publication. IS61C68 Rev. 1, © Copyright 1990, Integrated Silicon Solution, Inc.

# IS 61C67

## ABSOLUTE MAXIMUM RATINGS <sup>(1)</sup>

Symbol	Parameter	Value	Unit
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to + 7.0	V
T <sub>BIAS</sub>	Temperature Under Bias	-55 to + 125	°C
T <sub>STG</sub>	Storage Temperature	-65 to + 150	°C
P <sub>T</sub>	Power Dissipation	1.0	W
I <sub>OUT</sub>	DC output Current (low)	20	mA

## OPERATING RANGE

Range	Ambient Temperature	V <sub>CC</sub>
Commercial	0°C to 70°C	5V ±10%
Industrial	-40°C to 85°C	5V ±10%

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Parameter	Description	Test Conditions	IS61C67-15 IS61C67-L15		IS61C67-20 IS61C67-L20		IS61C67-25 IS61C67-L25		Units
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
V <sub>OH</sub>	Output High Voltage	V <sub>CC</sub> = MIN., I <sub>OH</sub> = -4.0mA	2.4		2.4		2.4		V
V <sub>OL</sub>	Output Low Voltage	V <sub>CC</sub> = MIN., I <sub>OL</sub> = 8.0 mA		0.4		0.4		0.4	V
V <sub>IH</sub>	Input High Voltage		2.2	V <sub>CC</sub>	2.2	V <sub>CC</sub>	2.2	V <sub>CC</sub>	V
V <sub>IL</sub>	Input Low Voltage (1)		-0.5	0.8	-0.5	0.8	-0.5	0.8	V
I <sub>LI</sub>	Input Leakage	GND ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	-10	10	-10	10	-10	10	μA
I <sub>LO</sub>	Output Leakage	GND ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> , Output Disabled	-10	10	-10	10	-10	10	μA
I <sub>OS</sub>	Output Short Circuit Current (2)	V <sub>CC</sub> = MAX., V <sub>OUT</sub> = GND		-150		-150		-150	mA
I <sub>CC1</sub>	V <sub>CC</sub> Operating Supply Current	V <sub>CC</sub> = MAX., I <sub>OUT</sub> = 0mA, f = 0		80		70		60	mA
I <sub>CC2</sub>	V <sub>CC</sub> Dynamic Operating Supply Current	V <sub>CC</sub> = MAX., I <sub>OUT</sub> = 0 mA, f = f <sub>MAX.</sub>		100		85		75	mA
I <sub>SB1</sub>	TTL Standby Current (TTL Inputs)	V <sub>CC</sub> = MAX., V <sub>IN</sub> = V <sub>IH</sub> OR V <sub>IL</sub> CE ≥ V <sub>IH</sub> f=0		30		25		20	mA
I <sub>SB2</sub>	CMOS Standby Current (CMOS Inputs)	V <sub>CC</sub> = Max., CE ≥ V <sub>CC</sub> -0.2V V <sub>IN</sub> ≥ V <sub>CC</sub> -0.2V, OR V <sub>IN</sub> ≤ 0.2V, f = 0		4		3		2	mA
			L	10	L	10	L	10	μA

## CAPACITANCE (3)

Symbol	Parameter	Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	5	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	7	pF

1. V<sub>IL</sub> = -3.0V for pulse width less than 10ns.

2. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.

3. Tested initially and after any design or process changes that may affect these parameters.

## TRUTH TABLE

MODE	$\overline{WE}$	$\overline{CE}$	D <sub>IN</sub>	D <sub>OUT</sub>	V <sub>CC</sub> CURRENT
Not Selected (Power Down)	X	H	X	High Z	I <sub>SB1</sub> , I <sub>SB2</sub>
Read	H	L	X	D <sub>OUT</sub>	I <sub>CC1</sub> , I <sub>CC2</sub>
Write	L	L	D <sub>IN</sub>	High Z	I <sub>CC1</sub> , I <sub>CC2</sub>

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE (1)

Parameter	Description	IS61C67-15 IS61C67-L15		IS61C67-20 IS61C67-L20		IS61C67-25 IS61C67-L25		Units
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
READ CYCLE								
tRC	Read Access Time	15		20		25		ns
tAA	Address Access Time		15		20		25	ns
tOHA	Output Hold Time	3		3		3		ns
tACE	$\overline{CE}$ Access Time		15		20		25	ns
tLZCE	$\overline{CE}$ to Low Z Output	3		3		3		ns
tHZCE (2)	$\overline{CE}$ to High Z Output		8		10		12	ns
tPU	$\overline{CE}$ to Power Up	0		0		0		ns
tPD	$\overline{CE}$ to Power Down		15		20		20	ns
WRITE CYCLE (3)								
tWC	Write Cycle Time	15		20		25		ns
tSCE	$\overline{CE}$ to Write End	15		17		22		ns
tAW	Address Set-up Time to Write End	15		17		20		ns
tHA	Address Hold to Write End	0		0		0		ns
tSA	Address Set-up Time	0		0		0		ns
tPWE	$\overline{WE}$ Pulse Width	14		17		20		ns
tSD	Data Set-up to Write End	8		10		12		ns
tHD	Data hold to Write End	0		0		0		ns
tHZWE (2)	$\overline{WE}$ Low to High-Z Output		6		7		8	ns
tLZWE	$\overline{WE}$ High to Low-Z Output	0		0		0		ns

## Notes:

1. Test conditions assume signal transition times of 5ns or less, timing reference levels of 1.5V, Input pulse levels of 0 to 3.0V and output loading specified in Figure 1a.
2. Tested with the load in Figure 1b. Transition is measured  $\pm 500\text{mV}$  from steady state voltage.
3. The internal write time is defined by the overlap of  $\overline{CE}$  low and  $\overline{WE}$  low. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.
4.  $\overline{WE}$  is high for a Read Cycle.
5. The device is continuously selected.  $\overline{CE} = \text{VIL}$ .
6. Address is valid prior to or coincident with  $\overline{CE}$  Low transitions.

# IS 61C67

## AC TEST CONDITIONS

Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	5ns
Input and Output Timing and Reference Level	1.5V

## AC TEST LOADS




Figure 1a






Figure 1b



## AC WAVEFORMS

### READ CYCLE NO. 1 (Note 4, 5)



### READ CYCLE NO. 2 (Note 4,6)




WRITE CYCLE NO. 1 ( $\overline{WE}$  controlled) (Note 3)WRITE CYCLE NO. 2 ( $\overline{CE}$  controlled) (Note 3)

## DATA RETENTION CHARACTERISTICS (L-version only)

Parameter	Description	Test Condition	Min.	Max.	Units
VDR	VCC for retention of data	VCC = 2.0V $\overline{CE} \geq VCC - 0.2V$ , CMOS Inputs	2.0	----	V
ICCDR	Data retention current		-----	100	$\mu A$
tCDR	Chip deselect to data retention time		0	-----	ns
tR	Operation recovery time		tRC	----	ns
ILI	Input leakage current		-----	2	$\mu A$

## DATA RETENTION WAVEFORM



## PIN DESCRIPTIONS

### $A_0 - A_{13}$ Address Inputs

These 14 address inputs select one of the 16,384 1-bit words in the RAM.

### $\overline{CE}$ Chip Enable Input

$\overline{CE}$  is active low. The chip enable is active to read from or write to the device. If chip enable is not active, the device is deselected and is in a standby power mode. The DOUT pins will be in the high-impedance state when the device is deselected.

GND - Ground

### $\overline{WE}$ Write Enable Input

The write enable input is active low and controls read and write operations. With the chip selected, when  $\overline{WE}$  is low Input data present on the I/O pins will be written into the selected memory location.

### DIN



Data input port used to write data into the RAM.

### DOUT

Data output port used to read data from the RAM.

Vcc - Power

## 20 PIN 300 Mil Plastic Dip Package



SPEED (ns)	ORDER PART NUMBER	PACKAGE	TEMPERATURE RANGE
15	IS61C67-15N	Plastic DIP - 300 mil	0°C to +70°C
15 Low Power	IS61C67-L15N	Plastic DIP - 300 mil	0°C to +70°C
20	IS61C67-20N	Plastic DIP - 300 mil	0°C to +70°C
20 Low Power	IS61C67-L20N	Plastic DIP - 300 mil	0°C to +70°C
25	IS61C67-25N	Plastic DIP - 300 mil	0°C to +70°C
25 Low Power	IS61C67-L25N	Plastic DIP - 300 mil	0°C to +70°C

The logo for Integrated Silicon Solution, Inc. (ISSI) features the company name in a bold, italicized, sans-serif font. The letters are white and set against a dark, rectangular background that has a subtle horizontal gradient.

***Integrated Silicon Solution, Inc.***

680 Almanor Avenue, Sunnyvale, California 94086 (408) 733-ISSI FAX (408) 245-ISSI