

ISD ChipCorder® ISD14B00 Series DataSheet

The information described in this document is the exclusive intellectual property of Nuvoton Technology Corporation and shall not be reproduced without permission from Nuvoton.

Nuvoton is providing this document only for reference purposes of Audio Product Line based system design. Nuvoton assumes no responsibility for errors or omissions.

All data and specifications are subject to change without notice.

For additional information or questions, please contact: Nuvoton Technology Corporation. <u>www.nuvoton.com</u>



TABLE OF (CONTENTS	
1. GENERA	AL DESCRIPTION	3
2. FEATUR	ES	3
3. BLOCK I	DIAGRAM	5
4. PIN DES	SCRIPTION	6
5. FUNCTION	ONAL DESCRIPTION	9
5.1 Addr	ess Mode	9
5.1.1.	Record (REC) Operation	
5.1.2.	Edge-triggered Playback (PlāyE) Operation	13
5.1.3.	Level-triggered Playback (PlayL) Operation	14
5.1.4.	Playback (Supersedes Record) Operation	15
5.1.5.	XCLK Feature	16
5.2. Dir	ect Mode	16
5.3. Ot	her Operations	
5.3.1.	Rosc Operation	20
5.3.2.	LED Operation	
5.3.3.	Feed-Through mode Operation	20
5.3.4.	Power-On Playback Operation	20
5.3.5.	Automatic Single Message Playback	21
5.3.6.	Power is interrupted Abruptly	
	JTE MAXIMUM RATINGS ^[1]	
•	perating Conditions	
	ICAL CHARACTERISTICS	
	Parameters	
	Parameters	
	_ APPLICATION CIRCUIT	
	GING	
_	E INFORMATION	
	NG INFORMATION	_
	N HISTORY	
IMPORTAN	T NOTICE	30



1. GENERAL DESCRIPTION

ISD14B00 ChipCorder® Series is a single-chip multiple-message record/playback series with dual operating modes with wide operating voltage ranging from 2.4V to 5.5V. The sampling frequency can be selected from 4 to 12 kHz via an external resistor, which also determines the duration. The device is designed for mostly standalone applications, and of course, it can be manipulated by a microcontroller, if necessary.

The two operating modes are Address Mode and Direct Mode. While in Address Mode, both record and playback operations are manipulated according to the start address and end address specified through the start address and end address pins. In Direct Mode, the device can configure the memory up to as many as eight similar duration messages, pending upon the fixed message configuration settings. With the record or playback feature being pre-selected, each message can be randomly accessed via its message control pin.

The device has a selectable differential microphone input with AGC feature or singleended analog input, Analn, under feed-through mode. The audio output is either a differential Class-D PWM direct-drive or a single-ended voltage output (AUX out), depending on the derivative selected.

2. FEATURES

The ISD14B00 is a multiple messages record/playback device with two operational modes: Address Mode and Direct Mode.

Supply voltage: 2.4V to 5.5V

External resistor, Rosc, selects sampling frequency and duration

Sampling	12 kHz	8 kHz	6.4 kHz	5.3 kHz	4 kHz
Frequency					
Rosc	53.3 KΩ	80 KΩ	100 ΚΩ	120 ΚΩ	160 ΚΩ
ISD14B20	10.6 sec	16 sec	20 sec	24 sec	32 sec
ISD14B40	21.3 sec	32 sec	40 sec	48 sec	64 sec
ISD14B80	42.6 sec	64 sec	80 sec	96 sec	128 sec

Mic+/Mic-: differential microphone inputs

- AGC: automatic gain control for microphone preamp circuit
- FT: feed-through the Analn signal to the speaker outputs while Analn is converted from MIC+
- When both FT and recording are active, device will record Analn signal into memory with Analn signal output to speaker simultaneously
- SP+/SP-: Class-D PWM differential speaker drivers or single-ended voltage output, depending on the derivative selected
- LED: LED is on during recording
- Automatically power down after each operation cycle



- Playback takes precedence over the recording operationTemperature option: 0°C
- ~ +50°C (DIE)
- Package: DIE

2.1. Address Mode


- While in Address Mode, flexible message duration is defined by start address and end address.
- Utilize four start address pins (S0, S1, S2 & S3) and four end address pins (E0, E1, E2 & E3) to specify the message duration.
- REC: Level-hold or Edge-trigger (toggle on-off) recording from start to end addresses.
- PlāyĒ: Edge-trigger playback from start to end address and stops at EOM marker, if EOM is prior to end address. Toggle on-off.
- PlāyL: Level-hold playback from start to end address. Also, if constantly Low, device will loop playback from start to end address.

2.2. Direct Mode

- While Direct Mode is active, utilizing the configuration pins, FMC1, FMC2 & FMC3, to define up to eight similar duration messages for random access.
- The control pins are: M1 \sim M8 (message activation) and \Re /P (record or playback selection).
- The record or playback operation is pre-defined by the R/P pin.
- Each message can be randomly accessed via its message control pin (M1 ~ M8) and the desired operation is facilitated accordingly.



3. BLOCK DIAGRAM





4. PIN DESCRIPTION

PIN NAME	PIN "	1/	FUNCTION
\/	#	0	Digital Crayade Crayad wath for digital signific
V _{SSD} S0/M1	1 2		Digital Ground: Ground path for digital circuits.
30/WH	2	'	S0 ^[1] : In Address Mode, Start Address Bit 0.
			M1: When Direct Mode is active, low active operation on 1st
			Message. Internal pull-up & debounce existed.
S1/M2	3	<u> </u>	Message: Internal pull-up & debounce existed:
O 1/1VIZ	3	'	S1 ^[1] : In Address Mode, Start Address Bit 1.
			M2: When Direct Mode is active, low active operation on 2 nd
			Message. Internal pull-up & debounce existed.
S2/M3	4	ı	
			S2 ^[1] : In Address Mode, Start Address Bit 2.
			M3: When Direct Mode is active, low active operation on 3rd
			Message. Internal pull-up & debounce existed.
S3/M4	5	ı	
			S3 ^[1] : In Address Mode, Start Address Bit 3.
			M4: When Direct Mode is active, low active operation on 4th
			Message. Internal pull-up & debounce existed.
PlāÿL	6	I	
/FMC1			PlāyL: In Address Mode, low active input, Level-hold playback
			start to end addresses, debounce & internal pull-up existed.
			Holding PlāyL Low constantly will perform looping playback
			function from start to end addresses with insignificant dead time
			between messages regardless of sampling frequencies. FMC1: When Direct Mode is active, FMC1, together with FMC2
			& FMC3, setup various fixed-message configurations.
			a rivico, setup various fixed-message configurations.
E0/M5	7		
	-	-	E0 ^[1] : In Address Mode, End Address Bit 0.
			M5: When Direct Mode is active, low active operation on 5th
			Message. Internal pull-up & debounce existed.
Vssa	8	ı	Analog Ground: Ground path for analog circuits.
E1/M6	9	I	
			E1 ^[1] : In Address Mode, End Address Bit 1.
			M6: When Direct Mode is active, low active operation on 6th
			Message. Internal pull-up & debounce existed.
E2/M7	10		
			E2 ^[1] : In Address Mode, End Address Bit 2.
			M7: When Direct Mode is active, low active operation on 7 th
			Message. Internal pull-up & debounce existed.
E3/M8	11	I	
			E3 ^[1] : In Address Mode, End Address Bit 3.



PIN NAME	PIN #	1/ 0	FUNCTION
			M8: When Direct Mode is active, low active operation on 8 th Message. Internal pull-up & debounce existed.
V _{SSP2}	12		Ground: Ground for negative PWM speaker driver.
SP-	13	0	SP-: Negative signal of the differential Class-D PWM speaker outputs. This output, together with the SP+, is used to drive an 8Ω speaker directly.
V _{CCP}	14	I	Speaker Power Supply: Power supply for PWM speaker drivers.
SP+	15	0	Depending on the derivative selected, it could be: SP+: Positive signal of the differential Class-D PWM speaker outputs. This output, together with the SP-, is used to drive an 8Ω speaker directly. Or, AUX out: single-ended voltage output.
V _{SSP1}	16	I	Ground: Ground for positive PWM speaker driver.
AGC	17	I	Automatic Gain Control (AGC): The AGC adjusts the gain of the preamplifier dynamically to compensate for the wide range of microphone input levels. The AGC allows the full range of signals to be recorded with minimal distortion. The AGC is designed to operate with a nominal capacitor of 4.7 µF connected to this pin. Connecting this pin to ground (VSSA) provides maximum gain to the preamplifier circuitry. Conversely, connecting this pin to the power supply (VCCA) provides minimum gain to the preamplifier
MIC+/	18	1	circuitry.
Analn	10	'	MIC+: Non-inverting input of the differential microphone signal. Analn: When FT is selected, the MIC+ input is configured to a single-ended input with 1Vp-p maximum input amplitude and feed-through to the speaker outputs.
MIC- / NC	19	I	MIC-: Inverting input of the differential microphone signal. While FT is enabled, MIC- pin is disabled and must be floated.
Rosc	20	I	Oscillator Resistor: Connect an external resistor from this pin to V _{SSA} to select the internal sampling frequency.
Vcca	21	ı	Analog Power Supply: Power supply for analog circuits.
LED	22	Ō	LED output: During recording, this output is Low. Also, LED pulses Low momentarily at the end of playback.
PlāyĒ /FMC2	23	I	PlāyĒ: In Address Mode, low active input, edge-trigger playback from start to end addresses & toggle on-off. Debounce & internal pull-up existed. FMC2: When Direct Mode is active, FMC2, together with FMC1 & FMC3, setup various fixed-message configurations.



PIN NAME	PIN #	1/ 0				FUNCTIO	ON	
REC/R/P	24	I	trigg	ger (toggl	e on-off), Î	ow active,	(after 1 sec holding) or e recording from start to ull-up existed.	_
			• W	/hen モ/ elected.	set to Higl	o Low, le	rel-hold record operations	
XCEK/FMC3	25	I	Exter active Rosc on in Whe	rnal Clock: rated, Rosc c must be re ternal clock n Direct M	In Address M pin accepts emoved. Con via Rosc res	external cloc necting this p sistor. If not u e, FMC3, tog	ive and level-hold input. As a k input signal, provided resist bin to High enables device ruised, XCEK must be at high ether with FMC1 & FMC2,	stor at inning level.
FT	26	I	Inte	rnal pull-u onfigured	ip required to a single-	. When F ended inpu	t, Level-hold, debound T is selected, the MIC+ ut with 1Vp-p maximum speaker outputs.	input
Addr/Drct	27	I	Leve Add Mod	el-hold inp Ir: When de.	out. set to Higl		ice operates under Add	dress
			Dro The mes	device r	set to Low, econfigures	s its pin de	operates under Direct Mefinitions to fit various full MC1, FMC2 & FMC3 pires	ixed-
				FMC3	FMC2	FMC1	# of fixed messages	
			-	0	0	0	1	
			-	0	<u>0</u> 1	0	2 3	
			-	0	1	1	4	
				1	0	0	5	
				1	0	1	6	
				1	1	0	7	
				1	1	1	8	
Vccd	28		Digi	tal Power	Supply: Po	ower suppl	y for digital circuits.	

Notes: $^{[1]}$: Address bits S0, S1, S2, S3, E0, E1, E2 & E3 are used to access the memory location.



5. FUNCTIONAL DESCRIPTION

There are two operational modes: Address Mode and Direct Mode. After a new condition is selected on Addr/Drct, the power must be cycled to enable it.

5.1 Address Mode

The start address pins (S0, S1, S2 & S3) and end address pins (E0, E1, E2 & E3) are used to access the memory location and they can divide the memory into a maximum of 16 slots. They are defined as follows, under 8K sampling frequency:

S3 (E3)	S2 (E2)	S1 (E1)	S0 (E0)	Row #	I14B20 Duration [s]
0	0	0	0	0	0
0	0	0	1	8	1.0
0	0	1	0	16	2.0
0	0	1	1	24	3.0
0	1	0	0	32	4.0
0	1	0	1	40	5.0
0	1	1	0	48	6.0
0	1	1	1	56	7.0
1	0	0	0	64	8.0
1	0	0	1	72	9.0
1	0	1	0	80	10.0
1	0	1	1	88	11.0
1	1	0	0	96	12.0
1	1	0	1	104	13.0
1	1	1	0	112	14.0
1	1	1	1	120	15.0

S3 (E3)	S2 (E2)	S1 (E1)	S0 (E0)	Row #	I14B40 Duration [s]
0	0	0	0	0	0
0	0	0	1	16	2.0
0	0	1	0	32	4.0
0	0	1	1	48	6.0
0	1	0	0	64	8.0
0	1	0	1	80	10.0
0	1	1	0	96	12.0
0	1	1	1	112	14.0
1	0	0	0	128	16.0
1	0	0	1	144	18.0
1	0	1	0	160	20.0
1	0	1	1	176	22.0



1	1	0	0	192	24.0
1	1	0	1	208	26.0
1	1	1	0	232	28.0
1	1	1	1	240	30.0

S3 (S2 (S1 (S0 (Row	I14B80
E3)	E2)	E1)	E0)	#	Duration
					[s]
0	0	0	0	0	0
0	0	0	1	32	4.0
0	0	1	0	64	8.0
0	0	1	1	96	12.0
0	1	0	0	128	16.0
0	1	0	1	160	20.0
0	1	1	0	192	24.0
0	1	1	1	224	28.0
1	0	0	0	256	32.0
1	0	0	1	288	36.0
1	0	1	0	320	40.0
1	0	1	1	352	44.0
1	1	0	0	384	48.0
1	1	0	1	416	52.0
1	1	1	0	464	56.0
1	1	1	1	480	60.0



Below is an example:

Given sampling rate set to 6.4 kHz, using the ISD14B20 to record four messages: three messages of 2.5 seconds and one message of 12.5 seconds, then the memory can be assigned as follows:

			S3,	S2,	S1	, S0	E3,	E2	, E1	, E0
Message seconds)	1	(2.5	0	0	0	0	0	0	0	1
Message seconds)	2	(2.5	0	0	1	0	0	0	1	1
Message seconds)	3	(2.5	0	1	0	0	0	1	0	1
Message seconds)	4	(12.5	0	1	1	0	1	1	1	1

5.1.1. Record (REC) Operation

- Low active input:
 - o level-hold for level-trigger or
 - falling edge for edge-trigger with debounce required.
- For 8kHz sampling frequency, if REC is held at Low for a period equal to 1 sec or more, then level recording is activated. However, if REC is pulsed Low for less than 1 sec, then edge-trigger recording is initiated.
- For 6.4kHz sampling frequency, if REC is held at Low for a period equal to 1.25 sec or more, then level recording is activated. However, if REC is pulsed Low for less than 1.25 sec, then edge-trigger recording is initiated.
- Recording begins from the start address to end address and LED is on.
- Recording ceases whenever:
 - REC returns to High in level-hold mode or
 - a subsequent low-pulse appears while in edge-trigger mode or
 - when end address is reached.
 - Then an EOM marker is written at the end of message. And LED is off.
 - Then the device will automatically power down.
- This pin has an internal pull-up device.
- Once REC is active, input on FT, Addr/Drct, S0, S1, S2, S3, E0, E1, E2 or E3 is illegal.






Figure 5-1 Record-Level (REC) function till end address




Figure 5-2 Record-Level (REC) function with start and stop actions




Figure 5-3 Record-Edge (REC) function with on-off



5.1.2. Edge-triggered Playback (PlāyE) Operation

- Low active input, edge-trigger, toggle on-off, debounce required.
- Playback begins from the start address to end address or EOM, whichever occurrs first.
- At the end of message, LED pulses Low momentarily.
 - o Then device will automatically power down.
- During playback, a subsequent trigger terminates the playback operation. If EOM marker is not encountered, then LED will not pulses Low momentarily.
- This pin has an internal pull-up device.
- Once PlāyĒ is active, input on PlāyĒ, RĒC, FT, Addr/Drct, S0, S1, S2, S3, E0, E1, E2 or E3 is banned.




Figure 5-4 Playback-Edge (PlāyE) function



5.1.3. Level-triggered Playback (PlāyL) Operation

- Low active input, Level-hold, debounce required.
- Once active, playback begins from the start address and stops whenever PlayL returns to High. When an EOM is encountered, LED pulses Low momentarily.
 - o Then device will automatically power down.
- This pin has an internal pull-up device.
- Once PlāyL is active, input on PlāyE, REC, FT, Addr/Drct, S0, S1, S2, S3, E0, E1, E2 or E3 is prohibited.




Figure 5-5 Playback-Level (PlayL) function

 Holding PlāyL Low constantly will perform looping playback function, without power down, from start address to end address.




Figure 5-6 Looping playback function via PlāyL



5.1.4. Playback (Supersedes Record) Operation

- Playback takes precedence over the Recording operation.
- If either PlāyE or PlāyE is activated during a recording cycle, the recording immediately ceases with an EOM marker attached, and without power down, playback of the just-recorded message performs accordingly. Then device powers down.




Figure 5-7 An example of Playback supersedes Record



5.1.5. XCLK Feature

- When precision sampling frequency is required, external clock mode can be activated by setting XCEK to Low. Under such condition, the resistor at Rosc pin must be removed and the external clock signal must be applied to the Rosc pin. These conditions must be satisfied prior to any operations.
- However, when internal clock is used, XCLK must be linked to High.
- The external clock frequencies required for various sampling frequencies are listed in below table.

Sampling [kHz]	Freq	12	8	6.4	5.3	4
XCLK [MHz]		3.072	2.048	1.638	1.356	1.024

5.2. DIRECT MODE

- The Direct Mode is selected by the Drct pin. Once chosen, the supply voltage
 must be reset to allow the device to construct itself to the appropriate configuration
 by re-defining the function on the related control pins. Also, the mode change is
 only allowed while the device is in power down state and is inhibited when an
 operation is in progress.
- Once Direct Mode is activated, FMC1, FMC2 & FMC3 are utilized to select various (1 to 8) fixed message configurations ^[1]. Pending upon the arrangement on FMC1, FMC2 & FMC3, each divided message has approximate equal length of duration, which is related to the number of rows assigned as in tables below.
- The record or playback operation is pre-defined by the R/P pin. Setting this pin to Low allows record operation while setting it to High enables playback operation.
- Each message can be randomly accessed via its message control pin (M1 ~ M8) and the desired operations are facilitated accordingly. Non-configured pins are automatically disabled and must be floated.

Notes: [1]: Number of fixed message arrangement with respect to FMC1, FMC2 & FMC3.

FMC3	FMC2	FMC1	# of fixed messages ^[1]
0	0	0	1
0	0	1	2
0	1	0	3
0	1	1	4
1	0	0	5
1	0	1	6
1	1	0	7
1	1	1	8

^{[2]:} Number of memory **row arrangement** with respect to different number of fixed messages for ISD14B20 (128 Rows). The non-configured Message control pins (Mx) will be disabled.



# of Msg	M1	M2	М3	M4	M5	М6	М7	M8
1	128							
2	64	64						
3	44	42	42					
4	32	32	32	32				
5	26	26	26	26	24			
6	23	21	21	21	21	21		
7	20	18	18	18	18	18	18	
8	16	16	16	16	16	16	16	16

for ISD14b40 (256 Rows)

# of Msg	M1	M2	М3	M4	M5	М6	М7	M8
1	256							
2	128	128						
3	86	85	85					
4	64	64	64	64				
5	52	51	51	51	51			
6	43	43	43	43	42	42		
7	37	37	37	37	36	36	36	
8	32	32	32	32	32	32	32	32

for ISD14B80 (512 Rows)

# of								
Msg	M1	M2	М3	M4	M5	M6	M7	M8
1	512							
2	256	256						
3	172	170	170					
4	128	128	128	128				
5	103	103	102	102	102			
6	86	86	85	85	85	85		
7	74	73	73	73	73	73	73	
8	64	64	64	64	64	64	64	64



[3]: The **durations** for various fixed message configurations on I14B20 device at 8 kHz sampling frequency are shown in below table.

# of Msg	M1	M2	М3	M4	M5	М6	М7	M8
1	16							
2	8	8						
3	5.5	5.25	5.25					
4	4.0	4.0	4.0	4.0				
5	3.25	3.25	3.25	3.25	3.0			
6	2.87	2.62	2.62	2.62	2.62	2.62		
	5	5	5	5	5	5		
7	2.50	2.25	2.25	2.25	2.25	2.25	2.25	
8	2.0	2.0	2.0	2.0	2.0	2.0	2.0	2.0

for ISD14B40 (256 Rows)

# of Msg	M1	M2	М3	M4	M5	М6	М7	M8
1	32							
2	16	16						
3	10.75	10.625	10.625					
4	8.0	8.0	8.0	8.0				
5	6.5	6.375	6.375	6.375	6.375			
6	5.375	5.375	5.375	5.375	5.25	5.25		
7	4.625	4.625	4.625	4.625	4.5	4.5	4.5	
8	4.0	4.0	4.0	4.0	4.0	4.0	4.0	4.0

for ISD14B80 (512 Rows)

# of Msg	M1	M2	М3	M4	M5	М6	M7	M8
1	64					1110		
2	32	32						
3	21.5	21.25	21.25					
4	16.0	16.0	16.0	16.0				
5	12.875	12.875	12.75	12.75	12.75			
6	10.75	10.75	10.625	10.625	10.625	10.625		
7	9.25	9.125	9.125	9.125	9.125	9.125	9.125	
8	8.0	8.0	8.0	8.0	8.0	8.0	8.0	8.0



Example of four Fixed-Message Configuration:




Figure 5-8 Record Operation under FMC mode




Figure 5-9 Playback Operation under FMC mode



5.3. OTHER OPERATIONS

5.3.1. Rosc Operation

- When the Rosc varies from 53.3 K Ω to 160 K Ω , the sampling frequency changes from 12 to 4 kHz accordingly.
- When Rosc resistor value is changed during playback, the tone of a recorded message will alter either faster or slower.
- If the ground side of Rosc resistor is floated or tied to Vcc, then the current operation will be freezed.
- The operation will resume when the resistor is connected back to ground.

5.3.2. LED Operation

• LED turns on during recording. Also, LED pulses Low at the end of message. The Low period must be sufficiently greater than debounce time.

5.3.3. Feed-Through mode Operation

- As FT is held Low, the Mic+ pin will be reconfigured as Analn input, and the Analn signal will be transmitted to the speaker outputs. Under this mode, Mic- pin is not used (must be floated).
- After FT is enabled, If REC is triggered, then Analn signal will be recorded into memory while the Feed-Through path remains on.
- If FT is already enabled, activating either PlāyĒ or PlāyĒ will first disable the FT path and then play the recorded message. Once playback completes, FT path will be resumed.
- During an operation, activating the FT pin is not allowed.

5.3.4. Power-On Playback Operation

- If PlāyE is kept at Low during power turns on, the device plays message once, then powers down.
- If PlāȳL is held at Low during power turns on and constantly maintained at Low, the device will play the message repeatedly, with insignificant dead time between messages regardless of sampling frequencies. This status will sustain unless power is turned off or PlāȳL somehow returns to High.



5.3.5. Automatic Single Message Playback

• If LED is connected to PlāyĒ, once PlāyĒ is triggered, the device plays message repeatedly without power down between the looping playback. However, if PlāyĒ is triggered again during playback, then playback will stop

5.3.6. Power is interrupted Abruptly

• During the device is in operation, it is strongly recommended that the supply power cannot be interrupted. Otherwise, it may cause the device to become malfunctioning.



6. ABSOLUTE MAXIMUM RATINGS [1]

ABSOLUTE MAXIMUM RATINGS

CONDITION	VALUE
Junction temperature	150°C
Storage temperature range	-65°C to +150°C
Voltage applied to any pins	(Vss – 0.3V) to (Vcc + 0.3V)
Voltage applied to Input pins (current limited to +/-20 mA)	(V _{SS} – 1.0V) to (V _{CC} + 1.0V)
Voltage applied to output pins (current limited to +/-20 mA)	(Vss - 1.0V) to (Vcc + 1.0V)
V _{CC} - V _{SS}	-0.3V to +7.0V

^[1] Stresses above those listed may cause permanent damage to the device. Exposure to the absolute maximum ratings may affect device reliability and performance. Functional operation is not implied at these conditions.

6.1. OPERATING CONDITIONS

OPERATING CONDITIONS

CONDITION	VALUE
Operating temperature range	0°C to +50°C
Operating voltage (V _{CC}) [1]	+2.4V to +5.5V
Ground voltage (Vss) [2]	0V

 $^{^{[1]}}$ $V_{CC} = V_{CCA} = V_{CCD}$

 $^{^{[2]}}$ $V_{SS} = V_{SSA} = V_{SSD}$



7. ELECTRICAL CHARACTERISTICS

7.1. DC PARAMETERS

PARAMETER	SYMBO L	MIN ^[2]	TYP ^[1]	MAX ^[2]	UNITS	COND	ITIONS
Input Low Voltage	VIL			0.3xVc c	V		
Input High Voltage	ViH	0.7xVc c			V		
Output Low Voltage	Vol			0.3xVc c	V	$I_{OL} = 4.0 \text{ r}$	nA ^[3]
Output High Voltage	Vон	0.7xVc c			V	Іон = -1.6	mA ^[3]
Standby Current	ISTBY		1	10	μΑ	[4] [5]	
Record Current	I _{REC}		20	30	mΑ	$V_{CC} = 5.5$	V [4] [5]
Playback Current	I _{PLAY}		20	30	mA	V _{CC} = 5.5	V, no load
Pull-up device for REC, PlāyĒ, PlāyĒ, FT & M1 ~ M8 pins	R _{PU1}		600		kΩ		
MIC+ Input Resistance	RMICP		18		ΚΩ		
MIC- Input Resistance	RMICN		18		ΚΩ		
Analn Input Resistance	RANAIN		42		ΚΩ		
MIC Differential Input	V _{IN1}	15		300	mV	Peak-to-p	eak
Analn Input	V _{IN2}			1	V	Peak-to-p	
Gain from MIC to SP+/-	A _{MSP}	6		40	dB	$V_{IN} = 15 \sim 300$ $AGC = 4.7 \mu$ $V_{CC} = 2.4 V \sim 5$ $V_{CC} = 2.4 V \sim 5$	F,
Gain from AnaIn to SP+/-	AASP		0		dB	V _{CC} = 2.4V~	5.5V
Output Load Impedance	Rspk	8			Ω	Speaker	oad
Speaker Output Power	Pout		670		mW	$V_{DD} = 5.5 \text{ V}$	1Vp-p,
			313		mW	$V_{DD} = 4.4 \text{ V}$	1 kHz sine wave at
			117		mW	$V_{DD}=3 V$	Analn. R _{SPK}
			49		mW	V _{DD} = 2.4 V	= 8 Ω
Speaker Output Voltage	V _{OUT1}		V _{DD}		V	R _{SPK} = 80 Typical b	Speaker, uzzer
Total Harmonic Distortion	THD		1		%	15 mV p-p 1 kHz sine wave, Cmessage weighted	

Notes: [1] Typical values @ Vcc = 5.5V, T_A = 25° and sampling frequency (Fs) at 8 kHz, unless stated.

Not all specifications are 100 percent tested. All Min/Max limits are guaranteed by Nuvoton via design, electrical testing and/or characterization.

^[3] LED output during recording.

^[4] V_{CCA}, V_{CCD} and V_{CCP} are connected together. Also, V_{SSA}, V_{SSD}, V_{SSP1} and V_{SSP2} are linked together.

^[5] All required control pins must be at appropriate status. External components are biased under a separated power supply.



7.2. AC PARAMETERS

CHARACTERISTIC	SYMBO	MIN ^[2]	TYP	MAX ^{[2}	UNIT	CONDITIONS
[1]	L]	S	
Sampling Frequency	Fs	4		12	kHz	[3]
Record Duration	T _{REC}	10.6		32	sec	[3]
Playback Duration	T _{PLAY}	10.6		32	sec	[3]
Debounce Time	T _{Deb}	225k/F			msec	[3] [4]
		S				
Address Setup Time	T _{ASet}	30			nsec	
Address Hold Time	T _{AHold}	225k/F			msec	[3] [4]
		S				
FMC Setup Time	T _{FSet}	30			nsec	
Record Settle Time	T _{Settle1}		32k/Fs		msec	[3] [4]
Play Settle Time	T _{Settle2}		256k/F		msec	[3] [4]
			S			
Delay from Record to	T _{Settle3}		128k/F		msec	[3] [4]
Play			S			
Record Stop Time	T _{Stop1}	30			nsec	
LED Pulse Low Time	Теом		256k/F		msec	[3] [4]
			S			

Notes:

- [1] Conditions are V_{CC} = 5.5V, T_A = 25°C and sampling frequency (F_S) at 8kHz, unless specified.
- Not all specifications are 100 percent tested. All Min/Max limits are guaranteed by Nuvoton via design, electrical testing and/or characterization.
- When different Fs is applied, the value will change accordingly. Also, stability of internal oscillator may vary as much as ±10% over the operating temperature and voltage ranges.
- [4] k = 1000.



8. TYPICAL APPLICATION CIRCUIT

The following typical application examples on ISD14B00 series are for references only. They make no representation or warranty that such applications shall be suitable for the use specified. It's customer's obligation to verify the design in its own system for the functionalities, voice quality, current consumption, and etc.


In addition, the below notes apply to the following application examples:

• The suggested values are for references only. Depending on system requirements, they can be adjusted for functionalities, voice quality and degree of performance.


It is important to have a separate path for each ground and power back to the related terminals to minimize the noise. Besides, the power supplies should be decoupled as close to the device as possible.

Also, it is crucial to follow good audio design practices in layout and power supply decoupling. See recommendations in Application Notes from our websites.

Example #1: Operations via start and end address under Address Mode.







Example #2: Fixed Message Configuration Operations under Direct Mode.

Good Audio Design Practices

Nuvoton's ChipCorder are very high-quality single-chip voice recording and playback devices. To ensure the highest quality voice reproduction, it is important that good audio design practices on layout and power supply decoupling are followed. See Application Information links below for details.


- Good Audio Design Practices (apin11.pdf)
- Single-Chip Board Layout Diagrams (apin12.pdf)

It is strongly recommended that before any design or layout project starts, the designer should contact Nuvoton Sales Rep for the most update technical information and layout advice.



9. PACKAGING


9.1. DIE INFORMATION



Contact Nuvoton Sales Representatives for other information.



10.ORDERING INFORMATION



Package Number	Part Number	Ordering Number	Duration	Package	Temperature	Notes
ISD14B20X	ISD14B20X	I14B20X	10.6 ~ 32 sec	DIE	0°C ~ 50°C	
ISD14B40X	ISD14B40X	I14B40X	21.3 ~ 64 sec	DIE	0°C ~ 50°C	
ISD14B80X	ISD14B80X	I14B80X	42.6 ~ 128 sec	DIE	0°C ~ 50°C	



11. REVISION HISTORY

REVISION	DATE	DESCRIPTION
1.0	Mar 31, 2020	Initial Release
1.1	Jun 28, 2021	Update Ordering Information
1.2	Feb 1, 2023	Update document format



IMPORTANT NOTICE

Nuvoton Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, "Insecure Usage".

Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, the control or operation of dynamic, brake or safety systems designed for vehicular use, traffic signal instruments, all types of safety devices, and other applications intended to support or sustain life.

All Insecure Usage shall be made at customer's risk, and in the event that third parties lay claims to Nuvoton as a result of customer's Insecure Usage, customer shall indemnify the damages and liabilities thus incurred by Nuvoton.

Please note that all data and specifications are subject to change without notice.

All the trademarks of products and companies mentioned in this datasheet belong to their respective owners