

# ISD ChipCorder® ISD3900 Series DataSheet

The information described in this document is the exclusive intellectual property of Nuvoton Technology Corporation and shall not be reproduced without permission from Nuvoton.

Nuvoton is providing this document only for reference purposes of Audio Product Line based system design. Nuvoton assumes no responsibility for errors or omissions.

All data and specifications are subject to change without notice.

For additional information or questions, please contact: Nuvoton Technology Corporation.

www.nuvoton.com



### **TABLE OF CONTENTS**

1	GENERAL DESCRIPTION	3
2	FEATURES	
3	BLOCK DIAGRAM	
4	PINOUT CONFIGURATION	
5	PIN DESCRIPTION	
6	ELECTRICAL CHARACTERISTICS	
	6.1 ABSOLUTE MAXIMUM RATINGS	11
	6.2 OPERATING CONDITIONS	
	6.3 DC PARAMETERS	12
	6.4 AC PARAMETERS	12
	6.4.1 Internal Oscillator	
	6.4.2 Inputs	13
	6.4.3 Outputs	13
	6.4.4 SPI Timing	15
7	APPLICATION DIAGRAM	. 17
8	PACKAGE SPECIFICATION	. 18
	8.1 48 Lead LQFP(7x7x1.4mm footprint 2.0mm)	18
9	ORDERING INFORMATION	. 19
10	REVISION HISTORY	. 20
11./	ADOPTANT NOTICE	21



## 1 GENERAL DESCRIPTION

The ISD3900 is a multi-message ChipCorder® featuring digital compression, comprehensive memory management, and integrated analog/digital audio signal paths. The message management feature is designed to make message recording simple and address-free as well as make code development easier for playback-only applications. The ISD3900 utilizes Winbond 25X/25Q series flash memory to provide non-volatile audio record/playback for a two-chip solution. Unlike other ChipCorder series, the ISD3900 provides an I²S digital audio interface, faster digital recording, higher sampling frequency, and a signal path with SNR equivalent to 12bit resolution.

The ISD3900 can take digital audio data via I<sup>2</sup>S or SPI interface. When I<sup>2</sup>S input is selected, it will replace the analog audio inputs and will support sample rates of 32, 44.1 or 48 kHz depending upon clock configuration. When SPI interface is chosen, the sample rate of the audio data sent must be one of the ISD3900 supported sample rates.

The ISD3900 has built-in analog audio inputs, analog audio line driver, and speaker driver output. The two analog audio inputs to the device are: (1) AUXIN has a fixed gain configured by SPI command, and (2) ANAIN/ANAOUT has a fixed gain amplifier with the gain set by two external resistors. ANAIN/ANAOUT can also be used as a microphone differential input (ANAIN/ANAOUT becomes MIC+/MIC-) in conjunction with an automatic gain control (AGC) circuit configured by SPI command. Analog outputs are available in three forms: (1) AUXOUT is a single-ended voltage output; (2) AUDOUT can be configured as either a single-ended voltage output or a single-ended current output; (3) BTL (bridge-tied-load) is a differential voltage output.

#### 2 FEATURES

- External Memory: support Winbond 25X/25Q SpiFlash
  - The addressing ability of ISD3900 is up to 128Mbit, which is 64-minute recording time based on 8kHz/4bit ADPCM
- Fast Digital Programming
  - Programming rate can go up to 1Mbits/second mainly limited by the flash memory write rate
- Message Management
  - Perform address-free recording: The ISD3900 allocates memory for new recording requests and upon completion, returns a start address to the host via SPI interface
  - o Store pre-recorded audio (Voice Prompts) using high quality digital compression
  - o Use a simple index based command for playback
  - Execute pre-programmed macro scripts (Voice Macros) designed to control the configuration of the device and play back Voice Prompts sequences and message recordings
- Sample Rate
  - Seven record and playback sampling frequencies are available for a given master sample rate
     For example, the record and playback sampling frequencies of 4, 5.3, 6.4, 8, 12.8, 16 and
     32kHz are available when the device is clocked at a 32kHz master sample rate
  - For I<sup>2</sup>S operation, 32, 44.1 and 48kHz master sample rates are available with record and playback sampling frequencies scaling accordingly
- Compression Algorithm
  - For recording
    - ADPCM: 2, 3, 4 or 5 bits per sample
    - μ-Law: 6, 7 or 8 bits per sample
    - Differential µ-Law: 6, 7 or 8 bits per sample
    - PCM: 8, 10 or 12 bits per sample. Each sampled value is stored as a code, offering no compression but preserving maximum resolution
  - o For Pre-Recorded Voice Prompt
    - μ-Law: 6, 7 or 8 bits per sample
    - Differential μ-Law: 6, 7 or 8 bits per sample
    - PCM: 8, 10 or 12 bits per sample
    - Enhanced ADPCM: 2, 3, 4 or 5 bits per sample
    - Variable-bit-rate optimized compression allows best possible compression given a metric



#### of SNR and background noise levels

#### Oscillator

- o Internal oscillator with internal reference: 2.048 MHz with ±10% deviation
- o Internal oscillator with external resistor: 2.048 MHz with ±5% deviation when Rosc is 80k-ohm
- External crystal or clock input
- I<sup>2</sup>S bit clock input
- Crystals and resonators support standard audio sampling rates of 2.048, 4.096, 8.192, 12.288 and11.2896MHz

#### Input

- AUXIN: Analog input with 2-bit gain control configured by SPI command
- ANAIN/ANAOUT:
  - Analog input with the gain set by two external resistors from ANAOUT to ANAIN, or
  - Microphone differential input (ANAIN/ANAOUT becomes MIC+/MIC-)
- Digital AGC:
  - Automatic gain control of digitized data from the analog input

#### Output

- $\circ$  PWM: Class D speaker driver to direct drive an 8Ω speaker or buzzer
- o PWM: Class D speaker driver which can deliver typical output power:
  - 8Ω load: 350mW @3.3V, 420mW @3.6V 8Ω load
  - 4Ω load: 520mW @3.3V, 620mW @3.6V 8Ω load
- AUDOUT: configurable as a current or voltage single-ended line driver
- o AUXOUT: a single-ended voltage output
- o BTL: differential voltage output which can deliver typical output power:
  - 63mW for  $8\Omega$  load, 115mW for  $4\Omega$  load

#### I/O

- SPI interface: MISO, MOSI, SCLK, SSB for commands and digital audio data
- o I2S interface: I2S\_CLK, I2S\_WS, I2S\_SDI, I2S\_SDO for digital audio data
- 8 GPIO pins (4 of the 8 GPIO pins share with I<sup>2</sup>S)
- Three 8-bit Volume Control set by SPI command for flexible mixing
  - o VOLA: volume control for the digital audio data from I<sup>2</sup>S or analog inputs
  - o VOLB: volume control for the digital audio data from decompression block or SPI
  - VOLC: master volume control for PWM, AUDOUT, AUXOUT and I<sup>2</sup>S outputs
- Operating Voltage: 2.7-3.6V
- Standby Current: 1uA typical
- Package:
  - o LQFP-48
  - Package is Halogen-free, RoHS-compliant and TSCA-compliant
- Temperature Options:
  - -40°C ~ 85°C

# **3 BLOCK DIAGRAM**




Figure 3-1 ISD3900 Block Diagram, ANAIN Selected




Figure 3-2 ISD3900 Block Diagram, MICIN Selected



## **4 PINOUT CONFIGURATION**




Figure 4-1 ISD3900 48-Lead LQFP Pin Configuration.



# **5 PIN DESCRIPTION**

Pin #	Pin Name	I/O	Function
1	NC		This pin should be left unconnected.
2	CSB	0	Chip Select Bar of the external serial flash interface.
3	DI	I	Serial data input to external serial flash interface. Connects to data output (DO) of external flash memory.
4	I <sup>2</sup> S_SDI/ GPIO7	I	Serial Data Input of the I <sup>2</sup> S interface (If I2S is not used, this pin should be grounded).  Or, can be configured as a GPIO pin.
5	I <sup>2</sup> S_SCK/ GPIO6	I/O	Clock input in slave mode or clock output in master mode. This pin can be configured as an external clock buffer if I <sup>2</sup> S is not used (If I2S is not used, this pin should be grounded).  Or, can be configured as a GPIO pin.
6	I <sup>2</sup> S_WS/ GPIO5	I/O	Word Select (WS) input in slave mode or WS output in master mode (If I2S is not used, this pin should be grounded). Or, can be configured as a GPIO pin.
7	I <sup>2</sup> S_SDO/ GPIO4	0	Serial Data Output of the I <sup>2</sup> S Interface (If I2S is not used, this pin should be left unconnected).  Or, can be configured as a GPIO pin.
8	NC		This pin should be left unconnected.
9	NC		This pin should be left unconnected.
10	V <sub>SSD</sub>	I	Digital Ground.
11	Vccd	I	Digital power supply.
12	VREG	0	A 1.8V regulator to supply the internal logic. A 0.1uF capacitor should be connected to this pin for supply decoupling and stability.
13	MISO	0	Master-In-Slave-Out. Serial output from the ISD3900 to the host. This pin is in tri-state when SSB=1.
14	SCLK	I	Serial Clock input to the ISD3900 from the host.
15	SSB	I	Slave Select input to the ISD3900 from the host. When SSB is low device is selected and responds to commands on the SPI interface.
16	MOSI	I	Master-Out-Slave-In. Serial input to the ISD3900 from the host.
17	Vccd_PWM	I	Digital Power for the PWM Driver.
18	SPK+	0	PWM driver positive output. This SPK+ output, together with SPK- pin, provide a differential output to drive $8\Omega$ speaker. During power down this pin is in tri-state. Or, can be configured as BTL which, together with SPK- pin, provide a differential voltage output. Or, can independently switch to AUDOUT or AUXOUT.
19	V <sub>SSD</sub> _PWM	I	Digital Ground for the PWM Driver.
20	SPK-	0	PWM driver negative output. This SPK- output, together with SPK+ pin, provides a differential output to drive $8\Omega$ speaker. During power down this pin is tri-state.



Pin #	Pin Name	I/O	Function
			Or, can be configured as BTL which, together with SPK+ pin, provide a differential voltage output.
			Or, can independently switch to AUDOUT or AUXOUT.
21	Vccd_PWM	I	Digital Power for the PWM Driver.
22	NC		This pin should be left unconnected.
23	NC		This pin should be left unconnected.
24	NC		This pin should be left unconnected.
25	INTB	0	Active low interrupt request pin. This pin is an open-drain output.
26	RDY/BSYB	0	An output pin to report the status of data transfer on the SPI interface. "High" indicates that ISD3900 is ready to accept new SPI commands or data.
27	RESET	I	Applying power to this pin will reset the chip. (A high pulse of 50ms or more will reset the chip.)
28	DO	0	Serial data output of the external serial flash interface. Connects to data input (DI) of external serial flash.
29	CLK	0	Serial data CLK of the external serial flash interface.
30	GPIO3	I/O	GPIO
31	GPIO2	I/O	GPIO
32	GPIO1	I/O	GPIO
33	NC		This pin should be left unconnected.
34	NC		This pin should be left unconnected.
35	XTALOUT	0	Crystal interface output pin.
36	XTALIN	I	The CLK_CFG register determines one of the following three configurations: (1) A crystal or resonator connected between the XTALOUT and XTALIN pins. (2) A resistor connected to GND as a reference current to the internal oscillator and left the XTALOUT unconnected. (3) An external clock input to the device and left the XTALOUT unconnected.
37	NC		This pin should be left unconnected.
38	GPIO0	I/O	GPIO
39	NC		This pin should be left unconnected.
40	NC		This pin should be left unconnected.
41	AUDOUT	0	Audio Out. This pin can be either a voltage output or a current output configured by the internal registers via SPI command.  If AUDOUT is not used, this pin should be left unconnected.
42	AUXOUT	0	Aux Out. This pin is an analog voltage output.  If AUXOUT is not used, this pin should be left unconnected.
43	Vcca	ı	Analog power supply pin.
44	V <sub>SSA</sub>	I	Analog ground pin.



Pin #	Pin Name	I/O	Function
45	ANAOUT/ MIC-	0	Variable gain analog output with the gain set by feedback resistance to ANAIN.  Or, can be configured as MIC- which, together with MIC+, provides a microphone differential input.  If ANAIN/ANAOUT is not used, this pin should be left unconnected.
46	ANAIN/ MIC+	I	Variable gain analog input.  Or, can be configured as MIC+ which, together with MIC-, provides a microphone differential input.  If ANAIN/ANAOUT is not used, this pin should be left unconnected.
47	AUXIN	I	Auxiliary input with the gain set by SPI command If AUXIN is not used, this pin should be left unconnected.
48	NC		This pin should be left unconnected.



# **6** ELECTRICAL CHARACTERISTICS

#### 6.1 ABSOLUTE MAXIMUM RATINGS

### ABSOLUTE MAXIMUM RATINGS (PACKAGED PARTS)[1]

CONDITIONS	VALUES
Junction temperature	130°C
Storage temperature range	-65°C to +150°C
Voltage Applied to any pins	$(V_{SS} - 0.3V)$ to $(V_{CC} + 0.3V)$
Voltage applied to any pin (Input current limited to +/-20 mA)	$(V_{SS} - 1.0V)$ to $(V_{CC} + 1.0V)$
Power supply voltage to ground potential	-0.3V to +5.0V

Stresses above those listed may cause permanent damage to the device. Exposure to the absolute maximum ratings may affect device reliability. Functional operation is not implied at these conditions.

#### 6.2 OPERATING CONDITIONS

#### **OPERATING CONDITIONS (INDUSTRIAL PACKAGED PARTS)**

CONDITIONS	VALUES
Operating temperature range (Case temperature)	-40°C to +85°C
Supply voltage (V <sub>DD</sub> ) [1]	+2.7V to +3.6V
Ground voltage (Vss) [2]	oV
Input voltage (V <sub>DD</sub> ) [1]	0V to 3.6V
Voltage applied to any pins	(Vss -0.3V) to (V <sub>DD</sub> +0.3V)

NOTES:  $[1] V_{DD} = V_{CCA} = V_{CCD} = V_{CCPWM}$ 

 $^{[2]}V_{SS} = V_{SSA} = V_{SSD} = V_{SSPWM}$ 



#### 6.3 DC PARAMETERS

PARAMETER	SYMBOL	MIN	TYP [1]	MAX	UNITS	CONDITIONS
Supply Voltage	$V_{DD}$	2.7		3.6	V	
Input Low Voltage	VIL	Vss-0.3		0.3xV <sub>DD</sub>	V	
Input High Voltage	V <sub>IH</sub>	$0.7xV_{DD}$		$V_{DD}$	V	
Output Low Voltage	Vol	Vss-0.3		0.3xV <sub>DD</sub>	V	I <sub>OL</sub> = 1mA
Output High Voltage	V <sub>OH</sub>	$0.7xV_{DD}$		$V_{DD}$	V	I <sub>OH</sub> = -1mA
INTB Output Low Voltage	V <sub>OH1</sub>			0.4	V	
Record Current	IDD_Record			40	mA	V <sub>DD</sub> = 3.6V, No load, Sampling freq = 16 kHz
Playback Current	I <sub>DD_Playback</sub>			30	mA	
Standby Current	I <sub>SB</sub>		1	10	μA	V <sub>DD</sub> = 3.6V
Input Leakage Current	lı∟			±1	μA	Force V <sub>DD</sub>

Notes: [1] Conditions V<sub>DD</sub>=3V, T<sub>A</sub>=25°C unless otherwise stated

#### 6.4 AC PARAMETERS

#### 6.4.1 Internal Oscillator

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	CONDITIONS
Internal Oscillator with internal reference	FINT	-10%	2.048 MHz	+10 %	MHz	Vdd = 3V. At room temperature
Internal Oscillator with external resistor [1]	Fext	-5%	2.048 MHz	+5%	MHz	With 1% precision resistor, 80k-ohm. Vdd = 3V. At room temperature

Notes:

 $^{[1]}$  Characterization data shows that frequency deviation is +/- 5% across temperature and voltage ranges.



#### **6.4.2** Inputs

#### **ANAIN & MICIN**

PARAMETER	SYMBOL	MIN	TYP [1]	MAX	UNITS	CONDITIONS
ANAIN Input Voltage	V <sub>ANAIN</sub>		10-1000		mV	Peak-to-Peak <sup>[2]</sup>
ANAIN Feed Back Resistance	R <sub>ANA(FB)</sub>	40		100	ΚΩ	
MICIN Input Voltage	VMICIN		5-500		mV	Peak-to-Peak <sup>[2]</sup>

Notes: [1] Conditions V<sub>DD</sub>=3V, T<sub>AB</sub>=25°C unless otherwise stated

[2] Depends on Gain Setting

#### **AUXIN**

PARAMETER	SYMBOL	MIN	TYP <sup>[1]</sup>	MAX	UNITS	CONDITIONS
AUXIN Input Voltage	V <sub>AUXIN</sub>		1000		mV	Peak-to-Peak <sup>[2]</sup>
Gain from AUXIN to AUXOUT/ANAOUT	A <sub>AUXIN</sub> GAIN		0 to 9		dB	4 Gain Steps of 3db each
AUXIN Gain Accuracy	AAUXIN (GA)	-0.5		+0.5	dB	
AUXIN Input Resistance	RAUXIN		20-40		ΚΩ	Depending on AUXIN Gain Setting

Notes: [1] Conditions V<sub>DD</sub>=3V, T<sub>A</sub>=25°C unless otherwise stated.

[2] With 0db Gain setting.

## 6.4.3 Outputs

#### **AUXOUT**

PARAMETER	SYMBOL	MIN	TYP <sup>[1]</sup>	MAX	UNITS	CONDITIONS
SINAD, AUXIN to AUXOUT	SINAD <sub>AUXIN_AUXOUT</sub>		80		dB	Load 5K <sup>[2][3]</sup>
SINAD, ANAIN to AUXOUT	SINADanain_auxout		80		dB	Load 5K <sup>[2][3]</sup>
PSRR	PSRRAUXOUT		-40		dB	[4]
DC Bias	VBIAS_AUXOUT			1.2	V	
Minimum Load Impedance	R <sub>L(AUXOUT)</sub>	5			ΚΩ	
Maximum Load Capacitance	C <sub>L</sub> (AUXOUT)			0.1	nF	

Notes:  $^{[1]}$  Conditions  $V_{DD}$ =3V,  $T_A$ =25 $^{\circ}$ C unless otherwise stated.

[2] 1 Vpp 1KHz signal applied at AUXIN/ANAIN with 0db Gain setting.

[3] All measurements are C-message weighted.

[4] Measured with 1KHz, 100 mVpp sine wave applied to V<sub>CCA</sub> pins.

#### **AUDOUT**

PARAMETER	SYMBOL	MIN	TYP <sup>[1]</sup>	MAX	UNITS	CONDITIONS
SINAD, AUXIN to AUDOUT <sup>[5]</sup>	SINADauxin_audout		80		dB	Load 5K <sup>[2][3]</sup>
SINAD, ANAIN to AUDOUT <sup>[5]</sup>	SINADanain_audout		80		dB	Load 5K <sup>[2][3]</sup>
PSRR <sup>[5]</sup>	PSRRAUDOUT		-40		dB	[4]
DC Bias <sup>[5]</sup>	V <sub>BIAS_AUDOUT</sub>			1.2	V	
Minimum Load Impedance <sup>[5]</sup>	R <sub>L(AUDOUT)</sub>	5			ΚΩ	



Maximum Load Capacitance <sup>[5]</sup>	C <sub>L(AUDOUT)</sub>			0.1	nF	
Output Current [6]	laudout	0	3	6	mA	[2][6]

Notes:

- <sup>[1]</sup> Conditions V<sub>cc</sub>=3V, T<sub>A</sub>=25°C unless otherwise stated.
- [2] 1 Vpp 1KHz signal applied at AUXIN/ANAIN with 0db Gain setting.
- [3] All measurements are C-message weighted.
- [4] Measured with 1Khz, 100 mVpp sine wave applied to V<sub>CCA</sub> pins.
- [5] Configured as AUDOUT(Voltage Output). [6] Configured as AUDOUT(Current Output).

#### **SPEAKER OUTPUTS**

PARAMETER	SYMBOL	MIN	TYP <sup>[1]</sup>	MAX	UNITS	CONDITIONS
SNR, AUXIN to SPK+/SPK-	SNR <sub>AUXIN_SPK</sub>		60		dB	Load 150Ω <sup>[2][3]</sup>
SNR, ANAIN to SPK+/SPK-	SNR <sub>ANAIN_SPK</sub>		60		dB	Load 150Ω <sup>[2][3]</sup>
THD, AUXIN to SPK+/SPK-	THD %		<1%			Load 8Ω <sup>[2]</sup>
Minimum Load Impedance	R <sub>L(SPK)</sub>	4	8		Ω	

Notes:

- $^{[1]}$  Conditions  $V_{cc}$ =3V,  $T_A$ =25°C unless otherwise stated.
- [2] 1 Vpp 1KHz signal applied at AUXIN/ANAIN with 0db Gain setting.
- [3] All measurements are C-message weighted.

#### **SPEAKER OUTPUT POWER**

Conditions: V<sub>CCD</sub> = 3.3V, 16KHz sample rate, 12bit PCM, T<sub>A</sub> = +25°C, 1kHz signal

PARAMETER	SYMBOL	MODE	MIN	TYP <sup>[1]</sup>	MAX	UNITS	CONDITIONS
Output Payer 5		Class-D PWM Class-AB		350		mW	@ 3.3V, Load 8Ω, 0.4% THD
				420		mW	@ 3.6V, Load 8Ω, 0.4% THD
				520		mW	@ 3.3V, Load 4Ω, 0.8% THD
Output Power	Output Power Pout_spk			620		mW	@ 3.3V, Load 4Ω, 0.8% THD
				63		mW	Load 8Ω, 0.1% THD <sup>[1]</sup>
			BTL		125		mW

Notes:

[1] CLASS AB BTL is fixed referenced from bandgap, independent from Vcca.



### 6.4.4 SPI Timing




Figure 6-1 SPI Timing

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNIT
Тѕск	SCLK Cycle Time	60			ns
T <sub>SCKH</sub>	SCLK High Pulse Width	25			ns
T <sub>SCKL</sub>	SCLK Low Pulse Width	25			ns
T <sub>RISE</sub>	Rise Time for All Digital Signals			10	ns
T <sub>FALL</sub>	Fall Time for All Digital Signals			10	ns
T <sub>SSBS</sub>	SSB Falling Edge to 1st SCLK Falling Edge Setup Time	30			ns
T <sub>SSBH</sub>	Last SCLK Rising Edge to SSB Rising Edge Hold Time	30ns		50us	
Тѕѕвні	SSB High Time between SSB Lows	20			ns
T <sub>MOS</sub>	MOSI to SCLK Rising Edge Setup Time	15			ns
Тмон	SCLK Rising Edge to MOSI Hold Time				ns
T <sub>ZMID</sub>	Delay Time from SSB Falling Edge to MISO Active			12	ns
T <sub>MIZD</sub>	Delay Time from SSB Rising Edge to MISO Tri-state			12	ns
Тмір	Delay Time from SCLK Falling Edge to MISO			12	ns
T <sub>CRBD</sub>	Delay Time from SCLK Rising Edge to RDY/BSYB Falling Edge			12	ns
T <sub>RBCD</sub>	Delay Time from RDY/BSYB Rising Edge to SCLK Falling Edge	0			ns




Figure 6-2 I<sup>2</sup>S Timing

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNIT
Тѕск	IS_SCK Cycle Time	60			ns
Тѕскн	IS_SCK High Pulse Width	25			ns
T <sub>SCKL</sub>	IS_SCK Low Pulse Width	25			ns
T <sub>RISE</sub>	Rise Time for All Digital Signals			10	ns
T <sub>FALL</sub>	Fall Time for All Digital Signals			10	ns
T <sub>WSS</sub>	WS to IS_SCK Rising Edge Setup Time	20			ns
Twsh	IS_SCK Rising Edge to IS_WS Hold Time	20			ns
T <sub>SDIS</sub>	IS_SDI to IS_SCK Rising Edge Setup Time	15			ns
T <sub>SDIH</sub>	IS_SCK Rising Edge to IS_SDI Hold Time	15			ns
T <sub>SDOD</sub>	Delay Time from IS_SCLK Falling Edge to IS_SDO			12	ns



### 7 APPLICATION DIAGRAM

The following applications example is for references only. It makes no representation or warranty that such applications shall be suitable for the use specified. Each design has to be optimized in its own system for the best performance on voice quality, current consumption, functionalities and etc.





Figure 7-1 ISD3900 Application Diagram




# **8** PACKAGE SPECIFICATION

#### 8.1 48 LEAD LQFP(7x7x1.4MM FOOTPRINT 2.0MM)





## 9 ORDERING INFORMATION



Package Number	Part Number	Ordering Number	Duration	Package	Temperature	Notes
ISD3900FYI	ISD <b>39</b> 00FYI	<b>I39</b> 00FYI	0 ~ 64min	LQFP-48	-40°C ~ 85°C	



# **10 REVISION HISTORY**

REVISION	DATE	DESCRIPTION
1.0	July 1, 2010	Initial Release
1.1	Dec 13, 2010	Fix the typo of internal memory to external memory
1.2	May 6, 2011	Add Absolute Maximum Ratings
1.3	Aug 30, 2011	Update register 0x19 ~ 0x1F description Update output power description
1.4	Mar 29, 2020	Update Document Format
1.5	Jun 15, 2021	Update Ordering Information Update output power Remove buzzer description
1.6	Feb 1, 2023	Update Halogen-free, RoHS-compliant and TSCA-compliant description



### **IMPORTANT NOTICE**

Nuvoton Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, "Insecure Usage".

Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, the control or operation of dynamic, brake or safety systems designed for vehicular use, traffic signal instruments, all types of safety devices, and other applications intended to support or sustain life.

All Insecure Usage shall be made at customer's risk, and in the event that third parties lay claims to Nuvoton as a result of customer's Insecure Usage, customer shall indemnify the damages and liabilities thus incurred by Nuvoton.

Please note that all data and specifications are subject to change without notice.

All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.