RENESAS

DATASHEET

ISL22102

32 Tap, Push-Button, Dual Audio Logarithmic Potentiometer with Buffer Amplifiers and Audio Detection

FN6788 Rev 2.00 September 21, 2015

The ISL22102 integrates two digitally controlled potentiometers (DCP) with buffered wiper outputs and an internal bias voltage generator (VB) on a monolithic CMOS integrated circuit. The wiper position is adjusted by the user through simple Up and Down push buttons, ideal for stereo volume control in audio applications.


Each potentiometer is implemented using 31 polysilicon resistors in a logarithmic array. Between each of the resistors are tap points connected to the wiper terminal through switches. When powered up, the wipers are reset to the -20dB position.

In addition to the ISL22102's low noise design, the ISL22102 also contains a zero-crossing detection circuitry to further minimize click and pop noise during volume transition.

The internal VB generator of the ISL22102 provides a precision middle scale voltage reference that reduces external circuitry and simplifies application design.

The ISL22102 implements two power saving techniques for power critical applications. It is a Standby Mode that can be enabled to reduce the power consumption of the part when DCP is not in use. The part also has Audio Detection circuitry that provides an indication FLAG to external devices and services. The FLAG can be delayed through D0, D1 and D2 pin configuration. By connecting the FLAG to the standby pin (SB), it will automatically put the part into Standby Mode.

Pinout



Features

- Dual Audio Control Two 32 Taps Log Pots
- · Buffered Wiper Outputs
- Audio Detection with Threshold Input and Controlled Delay
- Zero Amplitude Wiper Switching (ZAWS)
- Simple Push-button Interface
- Auto Increment/decrement After 1s Button Press
- Standby Mode
- Mute Function
- Total Resistance: 18.5kΩ each DCP (Typical)
- Voltage Operation
 - VCC = 2.7V to 5.5V
 - AVCC = 2.7V to 5.5V
- Temp Range = -40°C to +85°C
- Package Options
 - 20 Ld TSSOP
 - 20 Ld QFN
- · Pb-Free (RoHS Compliant)

Audio Performance

- OdB to -72dB Volume Control
- -90dB Mute
- SNR: -90dB
- THD+N: 0.01% @ 1kHz
- Crosstalk Rejection: -100dB @ 1kHz
- Channel-to-Channel Variation: ±0.1dB
- Mid point 3dB-Cutoff: 100kHz


Applications

- Set Top Boxes
- Stereo Amplifiers
- DVD Players
- Portable Audio Products

Ordering Information


PART NUMBER (Note)	PART MARKING	TOTAL RESISTANCE (kΩ)	TEMP RANGE (°C)	PACKAGE (Pb-Free)	PKG. DWG.#
ISL22102IV20Z* (No longer available or supported)	22102 IVZ	18.5	-40 to +85	20 Ld TSSOP	M20.173
ISL22102IR20Z*	221 02IRZ	18.5	-40 to +85	20 Ld QFN	L20.4x4C


Block Diagram





Pinouts





Pin Description

PIN (QFN)	PIN (TSSOP)	SYMBOL	FUNCTION	
1	4	DN	Active low volume decrement input with internal pull-up.	
2	5	MUTE	Active low mute input with internal pull-up.	
3	6	VCC	Digital Power Supply.	
4	7	AVCC	Analog Power Supply.	
5	8	LEFT_IN	Input terminal of the Left Channel Potentiometer. Referenced to VB.	
6	9	LEFT_OUT	Left channel output. Referenced to VB.	
7	10	СВ	Terminal for external bypass capacitor to GND.	
8	11	VB	AVCC/2 reference output. Can be used as a signal reference for other system components.	
9	12	RIGHT_OUT	Right channel output. Referenced to VB.	
10	13	RIGHT_IN	Input terminal of the Right Channel Potentiometer. Referenced to VB.	
11	14	HPA	Terminal A of audio-detector high pass filter capacitor.	
12	15	HPB	Terminal B of audio-detector high pass filter capacitor.	
13	16	GND	System Ground. Overall for analog and digital power supply.	
14	17	V _{TH}	Analog Input threshold for audio detection. Require an external resistor to VB.	
15	18	D0	Programming bit (LSB) input for delayed FLAG low output.	
16	19	D1	Programming bit input for delayed FLAG low output.	
17	20	D2	Programming bit (MSB) input for delayed FLAG low output.	
18	1	FLAG	Output signal indicates audio input detection.	
19	2	SB	Active low Standby Mode input with internal pull-up.	
20	3	UP	Active low volume increment input with internal pull-up.	
EPAD*			Exposed Die Pad internally connected to GND	

*Note: PCB thermal land for QFN/TDFN EPAD should be connected to GND plane or left floating. For more information refer to http://www.intersil.com/data/tb/TB389.pdf

Absolute Maximum Ratings

Storage Temperature65°C to +150°C Voltage on UP, DN, MUTE or SB	
with Respect to GND0.3V to VCC + 0.3	
Voltage on AVCC (referenced to GND)0.3V to +6V	
Voltage on VCC (referenced to GND)0.3V to +6V	
Any Audio Inputs (referenced to VB) ±AVCC/2 ± 0.3	
Any Outputs (referenced to GND) 0.3V to AVCC + 0.3	
I _{OUT} max (10s) ±30mA	
Latchup Class II, Level A at +85°C	
ESD Rating	
Human Body Model	
Machine Model	

Thermal Information

Thermal Resistance (Typical)	θ_{JA} (°C/W)	θ_{JC} (°C/W)
20 Lead TSSOP (Note 1)	85	N/A
20 Lead QFN (Notes 2, 3)	40	4
Maximum Junction Temperature (Plastic P	ackage)	+150°C
Pb-free Reflow Profile	S	ee link below
http://www.intersil.com/pbfree/Pb-FreeR	<u>eflow.asp</u>	

Recommended Operating Conditions

Temperature Range (Industrial)	-40°C to 85°C
Supply Voltage (V _{CC})	2.7V to 5.5V
Analog Supply Voltage (AV _{CC})	2.7V to 5.5V
Power Rating of each DCP	15mW

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

- 1. θ_{JA} is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
- 2. θ_{JA} is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.
- 3. For θ_{JC} , the "case temp" location is the center of the exposed metal pad on the package underside.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN (Note 8)	TYP (Note 4)	MAX (Note 8)	UNIT
DYNAMIC P	ERFORMANCE (Notes 5, 6)		L.			
	Volume Control Range		-72		0	dB
	Mute Mode	@1V _{RMS}		-90		dB
SNR (Note 7)	Signal Noise Ratios (Unweighted)	@1V _{RMS} @ 1kHz, AVCC = 5V		-90		dB
THD + N (Note 7)	Total Harmonic Distortion + Noise	@1V _{RMS} @ 1kHz, AVCC = 5V Tap position from 0 to 10		0.01		%
XTalk (Note 7)	DCP Isolation	@1kHz, @ tap 10		-100		dB
PSRR (Note 7)	Power Supply Rejection	AVCC = 5V		-90		dB
(Note 7)	-3db Cutoff Frequency	Tap position from 0 to 25		100		kHz
(Note 7)	Noise	20Hz to 20kHz, VB Input		3		μV _{RMS}
DCP ACCU	RACY		I	1	1	1
R _{TOTAL}	End-to-end Resistance			18.5		kΩ
	End-to-end Resistance Tolerance		-20		+20	%
	DCP Input Resistance Matching		-2		+2	%
	Wiper Step Size	Tap position from 0 to 26		-2		dB
		Tap position from 27 to 31		-4		dB
	Wiper Step Size Error	Tap position from 0 to 26		±0.1	±0.5	dB
		Tap position from 27 to 29			±1	dB
		Tap position from 30 to 31			±2	dB
	DCP-to-DCP Matching	Tap position from 0 to 26			±0.5	dB
		Tap position from 27 to 29			±1	dB
		Tap position from 30 to 31			±2	dB
	Power-up Attenuation (Default Wiper Position at Tap 10)			-20		dB
TC _V (Note 7)	Ratiometric Temperature Coefficient	Tap position 15		±10		ppm/°C

Analog Specifications Over the recommended operating conditions unless otherwise specified.



Analog Specifications Over the recommended operating conditions unless otherwise specified.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN (Note 8)	TYP (Note 4)	MAX (Note 8)	UNIT
TC _R (Note 7)	Temperature Coefficient of End-to-end Resistance			±340		ppm/°C
DC ELECTR	ICAL SPECIFICATION	·			I	
AVCC	Analog Power Supply		2.7		5.5	V
VCC	Digital Power Supply		2.7		5.5	V
t _R	AVCC and VCC Ramp Rate		0.2		50	V/ms
I _{AVCC}	Analog Supply Current	AVCC = 5.5V, I _{BIAS} = 0mA, I _{OUT} = 0mA for both channels			750	μA
I _{ASB}	Analog Standby Current	AVCC = 5.5V, I _{BIAS} = 0mA			360	μA
I _{CC1}	V _{CC} Supply Current	All Inputs = 5.5V, VCC = 5.5V, AVCC = 5.5V			60	μA
I _{SB}	V _{CC} Current (Standby)	VCC = 5.5V			35	μA
V _{IN}	Input Signal on LEFT_IN, RIGHT_IN Pins	Reference to VB pin	-AVCC/2		AVCC/2	V
V _{OUT}	Output Signal on LEFT_OUT, RIGHT_OUT Pins	Reference to GND	0		AVCC	V
I _{OUT} (Note 5)	LEFT_OUT, RIGHT_OUT Buffer Current	VCC = 5.5V	-15		15	mA
R _{OUT}	Buffer Output Impedance				25	Ω
C _{IN} (Note 7)	Input Capacitance LEFT_IN, RIGHT_IN			10		pF
VB	Bias Output Voltage			AVCC/2		V
	VB Accuracy		-50		50	mV
I _{BIAS}	VB Output Current	VCC = 5.5V	-5		5	mA
	VB Output Impedance				20	Ω

Digital Specifications Over the recommended operating conditions unless otherwise specified.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN (Note 8)	TYP (Note 4)	MAX (Note 8)	UNITS
I _{Lkg}	Input Leakage Current	For D0, D1, and D2	-0.3		0.3	μA
V _{IH}	Input HIGH Voltage		VCC x 0.7			V
V _{IL}	Input LOW Voltage				VCC x 0.1	V
	$\frac{\text{Internal Pull-up Current Source on UP, DN,}}{\text{MUTE, SB Pins}}$			1.5	2.75	μA

AC Timing Over recommended operating conditions

SYMBOL	PARAMETER	MIN (Note 8)	TYP (Note 4)	MAX (Note 8)	UNITS
t _{PU} (Note 7)	Power-up Time to Wiper Stable		10		ms
t _{WRPO}	Wiper Response Time (include $t_{\mbox{\scriptsize DB}}$ and $t_{\mbox{\scriptsize ZAWS}}$)		35		ms
(Note 7)	Auto Increment Starts after UP or DN Input is Keeping Low		1		s
	Auto Increment Rate for the First 4s		4		Hz
	Auto Increment Rate After 4s		8		Hz
t _{DB}	Debounce Time			50	ms
t _{LOCK} (Note 7)	Lockout Time after Debounce Time, when any New Command will be Ignored		40		ms
t _{FLAG_HIGH} (Note 7)	FLAG Delay Time from when Audio Input is Detected to FLAG Asserted HIGH		1		μs



AC Timing Over recommended operating conditions (Continued)

SYMBOL	PARAMETER	MIN (Note 8)	TYP (Note 4)	MAX (Note 8)	UNITS
t _{FLAG_LOW}	FLAG Delay Time Interval Step Size, from D2:D0 = 001b to 111b. FLAG is Asserted LOW when Audio Input is Below Threshold. (See Table 1, page 7)		30		s
t _{ZAWS} (Note 7)	Zero Amplitude Detection Time for Wiper Switching		32		ms
t _{LOW}	Active LOW PU, DN or MUTE Pulse	20			ms
t _{GAP}	Time Between Two Separate Push-Button Events	80			ms

NOTES:

4. Typical values are for AVCC = VCC = 2.7V to 5.0V, T_{A} = +25°C.

5. $T_A = +25^{\circ}C$, AVCC = 5.0V; 2Hz to 20kHz Measurement Bandwidth, input signal $1V_{RMS}$, 1kHz Sine Wave.

6. When pin is open, voltage is pulled up through current source to VCC.

7. Limits should be considered typical and are not production tested.

8. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested.

Timing Diagrams




FIGURE 1. DIGITAL INPUT TIMING




FIGURE 2. AUTO INCREMENT TIMING

NOTE:

9. MI in these timing diagrams refers to the minimum incremental change of the output (wiper) voltage.

Pin Descriptions

LEFT_IN, RIGHT_IN

The LEFT_IN and RIGHT_IN pins of the ISL22102 are equivalent to the fixed terminals of a mechanical potentiometer. The stereo audio signal applied to these pins are referenced to VB and may have ±AVCC/2 maximum amplitude.

LEFT_OUT, RIGHT_OUT

The LEFT_OUT and RIGHT_OUT pins are the buffered wiper terminals of the potentiometers which are equivalent to the movable terminals of a mechanical potentiometers with attached unity gain operational amplifiers (Op Amp). The default output position of wiper terminals preset to -20dB attenuation of input signals.

VB

This is reference voltage output equal AVCC/2. It is used as common point for audio inputs, as well as reference signal for other system components.

UP

The debounced active low \overline{UP} input is increment the wipers position of both channels. An on-chip 2µA current source pullup holds the \overline{UP} input High. A switch closure to ground or a Low logic level will after a debounce time and Zero Amplitude Crossing Detection, move the wiper to the next adjacent higher tap position. If the \overline{UP} input signal is held down for 1s, the wipers will auto increment their position with a 4Hz frequency rate for 4s, and then a 8Hz frequency rate (see Figure 2). When the wipers reach their top position of 0dB attenuation, they will stay at this position ignoring any further Up commands.

DN

The debounced $\overline{\rm DN}$ input is decrement the wipers position of both channels. An on-chip 2µA current source pull-up holds the $\overline{\rm DN}$ input High. A switch closure to ground or a Low logic level will, after a debounce time and Zero Amplitude Crossing Detection, move the wiper to the next adjacent lower tap position. If $\overline{\rm DN}$ input signal is held down for 1s, the wipers will auto decrement their position with a 4Hz frequency rate for 4s, and then a 8Hz frequency rate. When the wipers reach their bottom position of -90dB attenuation, they will stay at this position ignoring any further Down or Mute commands.

MUTE

The first active low MUTE input pulse allows both wipers to move, after a debounce time and Zero Amplitude Crossing Detection, to the highest attenuation level of -90dB in one step. The second active low MUTE pulse will return both wipers to their original position, prior to MUTE command. An on-chip 2µA current source pull-up holds the MUTE input High.

SB

The active low \overline{SB} input allows totally disconnect DCP arrays from their LEFT_IN and RIGHT_IN pins, and move both wipers to position closest to VB pin (as shown in Figure 3). It also sets ISL22102 in low power Standby mode. When \overline{SB} will be released, the both wipers will be set at position they have prior Standby.




FIGURE 3. DCP CONNECTION IN STANDBY MODE

FLAG

This output pin provides status information to the rest of the system about audio activity. It is High when at least one audio input exceeds V_{TH} threshold, otherwise its output level is Low. The FLAG output can be directly connected to \overline{SB} pin for automatical setting the ISL22102 in Standby mode.

D0-D2

These three digital input pins allow to program a delay time for FLAG Low output up to 240s. Table 1 lists the D0-D2 settings and corresponding delay times (typical values).

D2	D1	D0	DELAY, (s)
0	0	0	0
0	0	1	60
0	1	0	90
0	1	1	120
1	0	0	150
1	0	1	180
1	1	0	210
1	1	1	240

СВ

This low pass filter terminal requires an external capacitor to GND. The value of this capacitor, together with $5M\Omega$ internal resistor divider, directly determines the PSRR (Power Supply Rejection Ratio) of audio and VB outputs. A 1µF to 10µF capacitor is recommended.

HPA, HPB

These two high pass filter terminals require an external capacitor of 100nF or higher in-between.

V_{TH}

This terminal allows to set up the threshold level of audio input to be detected. When audio input to either Left or Right channel is below this threshold - the FLAG output is Low; when audio input is above this threshold - the FLAG output is High. The threshold level is maintained over an external resistor R_{TH} placed between V_{TH} pin, which is a source of ±10µA current, and VB pin. To calculate the actual threshold we need to multiply 10µA by a resistor value and divide the result by 1000. For example, a 100kΩ resistor is a subject of 1mV audio detection threshold, e.g. 10µA*100k/1000 = 1mV. Note, the V_{TH} threshold multiplied by 1000 should not exceed 1/2 of AVCC. The maximum resistor value for detection threshold can be found in Table 2.

TABLE 2.	R _{TH} vs	AVCC
----------	--------------------	------

AVCC (V)	ΜΑΧ R_{TH} (k Ω)
5.5	188
5.25	177
5.0	167
4.75	156
4.5	146
4.25	135
4.0	125
3.75	115
3.5	104
3.25	94
3.0	83
2.75	73

Device Operation

There are four sections in the ISL22102: the input control, counter and decode section, two resistor arrays with buffered wiper outputs, reference voltage generator of VB output, and audio detection block with programmable delay FLAG output. The input control section operates just like an up/down counter. The output of this counter is decoded to turn on a single electronic switch, connecting a point on the resistor array to the wiper output. Each resistor array is comprised of 31 individual resistors connected in series and its wiper output pass an attenuated audio input to the power amplifier. Both resistor arrays have logarithmic taper with -72dB dynamic range as shown in Table 2.

The ISL22102 is designed to interface directly to two push-button switches for effectively moving the wipers up or down. The \overline{UP} and \overline{DN} inputs increment or decrement 5-bit counters respectively. The output of these counters are decoded to select one of the thirty-two wiper positions along the resistive array. The wiper increment input, \overline{UP} , and the wiper decrement input, \overline{DN} , are both connected to an internal

pull-up so that they normally remain High. When pulled Low by an external push button switch or a logic Low level input, the wipers will be switched to the next adjacent tap position.

Internal debounce circuitry prevents inadvertent switching of the wipers position if UP or DN remain Low for less than 15ms, typical. Each of the buttons can be pushed either once for a single increment/decrement or continuously for a multiple increments/decrements. When making a continuous push, after the first second, the device is going to auto increment/decrement mode. If the button is held for longer than 1s, the wiper position will be auto incremented/decremented with a rate of 4Hz for 4s, and with a rate of 8Hz after that. As soon as the button is released, the ISL22102 will return to a low power standby condition.

Each wiper acts like its mechanical equivalent and does not move beyond the last position. That is, the counter does not wrap around when clocked to either extreme.

Table 3 contains information about attenuation level for each tap position.

TAP POSITION	ATTENUATION	
0	0	
1	-2dB	
2	-4dB	
3	-6dB	
4	-8dB	
5	-10dB	
6	-12dB	
7	-14dB	
8	-16dB	
9	-18dB	
10	-20dB	
11	-22dB	
12	-24dB	
13	-26dB	
14	-28dB	
15	-30dB	
16	-32dB	
17	-34dB	
18	-36dB	
19	-38dB	
20	-40dB	
21	-42dB	
22	-44dB	
23	-46dB	
24	-48dB	
25	-50dB	

TABLE 3. WIPER TAP POSITION vs ATTENUATION



TABLE 3. WIPER TAP POSITION vs ATTENUATION (Continued)


TAP POSITION	ATTENUATION	
26	-52dB	
27	-56dB	
28	-60dB	
29	-64dB	
30	-68dB	
31	-72dB	
32	MUTE (-90dB)	

Once an \overline{UP} , \overline{DN} or \overline{MUTE} button has been validly pushed, the left and right inputs are examined for Zero Amplitude

Typical Application Diagram

Crossing. When either audio input exhibits a zero crossing prior to 32ms, that command is immediately applied to appropriate wiper. If the zero crossing does not occur before the end of 32ms, the command is executed at the end of 32ms period. Zero crossing determines for each channel independently.

There is a 40ms lockout time after any of the \overline{UP} , \overline{DN} or \overline{MUTE} button has been validly pushed, when any new command is ignored. If two or more buttons are pressed simultaneously, all commands are ignored upon release of ALL buttons.



*FLAG LOW OUTPUT DELAY IS 240s

Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to the web to make sure that you have the latest revision.

DATE	REVISION	CHANGE	
September 21, 2015	FN6788.2	 Updated Ordering Information Table on page 2. Added Revision History. Added About Intersil Verbiage. 	

About Intersil

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets.

For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at <u>www.intersil.com</u>.


You may report errors or suggestions for improving this datasheet by visiting <u>www.intersil.com/ask</u>.

Reliability reports are also available from our website at www.intersil.com/support.


Package Outline Drawing

L20.4x4C


20 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE Rev 0, 11/06



TOP VIEW



TYPICAL RECOMMENDED LAND PATTERN




DETAIL "X"

NOTES:

- Dimensions are in millimeters.
 Dimensions in () for Reference Only.
- 2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
- 3. Unless otherwise specified, tolerance : Decimal ± 0.05
- 4. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
- 5. Tiebar shown (if present) is a non-functional feature.
- 6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 indentifier may be either a mold or mark feature.



Thin Shrink Small Outline Plastic Packages (TSSOP)



NOTES:

- 1. These package dimensions are within allowable dimensions of JEDEC MO-153-AC, Issue E.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- 3. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- 4. Dimension "E1" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.15mm (0.006 inch) per side.
- 5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- 9. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall be 0.08mm (0.003 inch) total in excess of "b" dimension at maximum material condition. Minimum space between protrusion and adjacent lead is 0.07mm (0.0027 inch).
- 10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact. (Angles in degrees)

M20.173

20 LEAD THIN SHRINK SMALL OUTLINE PLASTIC PACKAGE

	INCHES		MILLIN	MILLIMETERS	
SYMBOL	MIN	MAX	MIN	MAX	NOTES
A	-	0.047	-	1.20	-
A1	0.002	0.006	0.05	0.15	-
A2	0.031	0.051	0.80	1.05	-
b	0.0075	0.0118	0.19	0.30	9
с	0.0035	0.0079	0.09	0.20	-
D	0.252	0.260	6.40	6.60	3
E1	0.169	0.177	4.30	4.50	4
е	0.026 BSC		0.65 BSC		-
E	0.246	0.256	6.25	6.50	-
L	0.0177	0.0295	0.45	0.75	6
Ν	20		20		7
α	0 ⁰	8 ⁰	0 ⁰	8 ⁰	-
	1	1			20V 1 6/98

Rev. 1 6/98

© Copyright Intersil Americas LLC 2008-2015. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at www.intersil.com/en/support/gualandreliability.html

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

