

ISL34321

16-Bit Long-Reach Video SERDES with Bi-directional Side-Channel

FN6870 Rev 1.00 Jul 15, 2010

The ISL34321 is a serializer/deserializer of LVCMOS parallel video data. The video data presented to the serializer on the parallel LVCMOS bus is serialized into a high-speed differential signal. This differential signal is converted back to parallel video at the remote end by the deserializer. It also transports auxiliary data bidirectionally over the same link during the video vertical retrace interval.

 $\rm I^2C$  bus mastering allows the placement of external slave devices on the remote side of the link. An  $\rm I^2C$  controller can be place on either side of the link allowing bidirectional  $\rm I^2C$  communication through the link to the external devices on the other side. Both chips can be fully configured from a single controller or independently by local controllers.

# Applications\* (see page 12)

- Video entertainment systems
- · Industrial computing terminals
- · Remote cameras


### **Features**

- 16-bit RGB transport over single differential pair
- 6MHz to 45MHz pixel clock rates
- Bi-directional auxiliary data transport without extra bandwidth and over the same differential pair
- Hot plugging with automatic resynchronization every HSYNC.
- I<sup>2</sup>C Bus Mastering to the remote side of the link with a controller on either the serializer or deserializer
- · Selectable clock edge for parallel data output
- DC balanced with industry standard 8b/10b line code allows AC-coupling
  - Provides immunity against ground shifts
- 16 programmable settings each for transmitter amplitude boost and pre-emphasis and receiver equalization allow for longer cable lengths and higher data rates
- Same device for serializer and deserializer simplifies inventory


### Related Literature\* (see page 12)

 See ISL34341 datasheet FN6827 "WSVGA 24-Bit Long-Reach Video SERDES with Bi-directional Side-Channel"


# **Typical Application**



# **Block Diagram**



# **Pin Configuration**



# **Pin Descriptions**

		DESCRIPTION				
PIN NUMBER	PIN NAME	SERIALIZER	DESERIALIZER			
47, 46 45, 44 43, 42 41, 40 9, 8 7, 6 5, 4 3, 2	RGBA7, RGBA6 RGBA5, RGBA4 RGBA3, RGBA2 RGBA1, RGBA0 RGBC7, RGBC6 RGBC5, RGBC4 RGBC3, RGBC2 RGBC1, RGBC0	Parallel video data LVCMOS inputs with Hysteresis  Parallel video data LVCMOS output Parallel video data LVC				
16	HSYNC	Horizontal (line) Sync LVCMOS input with Hysteresis	Horizontal (line) Sync LVCMOS output			
17	VSYNC	Vertical (frame) Sync LVCMOS input with Hysteresis	Vertical (frame) Sync LVCMOS output			
15	DATAEN	Video Data Enable LVCMOS input with Hysteresis	Video Data Enable LVCMOS output			
20	PCLK_IN	Pixel clock LVCMOS input	PLL reference clock LVCMOS input			
39	PCLK_OUT	Default; not used	Recovered clock LVCMOS output			
33, 32	SERIOP, SERION	High-speed differential serial I/O	High speed differential serial I/O			
18	VHSYNCPOL	CMOS input for HSYNC and VSYNC Polarity 1: HSYNC & VSYNC active low 0: HSYNC & VSYNC active high				
19	VIDEO_TX	CMOS input for video flow direction 1: video serializer 0: video deserializer				
24, 23	SDA, SCL (Note 1)	I <sup>2</sup> C Interface Pins (I <sup>2</sup> C DATA, I <sup>2</sup> C CLK)				
25, 26	I2CA[1:0] (Note 1)	I <sup>2</sup> C Device Address				
27	MASTER	I <sup>2</sup> C Master Mode 1: Master 0: Slave				
12	RSTB/PDB	CMOS input for Reset and Power-down. For normal operation, this pin must be forced high. When this pin is forced low, the device will be reset. If this pin stays low, the device will be in PD mode.				
10	STATUS	CMOS output for Receiver Status: 1: Valid 8b/10b data received 0: otherwise Note: serializer and deserializer switch roles during side-channel reverse traffic				
28	REF_RES	Analog bias setting resistor connection; use 3.16k $\Omega$ ±1% to ground				
21	GND_P (Note 2)	PLL Ground				
37, 48	GND_IO (Note 2)	Digital (Parallel and Control) Ground				
35	GND_CDR (Note 2)	Analog (Serial) Data Recovery Ground				
31	GND_TX (Note 2)	Analog (Serial) Output Ground				
29	GND_AN (Note 2)	Analog Bias Ground				
13	GND_CR (Note 2)	Core Logic Ground				
14	VDD_CR	Core Logic VDD				
34	VDD_TX	Analog (Serial) Output VDD				
30	VDD AN	Analog Bias VDD				



# Pin Descriptions (Continued)

		DESCRIPTION				
PIN NUMBER	PIN NAME	SERIALIZER	DESERIALIZER			
36	VDD_CDR	Analog (Serial) Data Recovery VDD				
1, 38	VDD_IO (Note 1)	Digital (Parallel and Control) VDD				
22	VDD_P	PLL VDD				
11	TEST_EN	Must be connected to ground				
Exposed Pad	PD	Must be connected to ground				

#### NOTES:

- 1. Pins with the same name are internally connected together. However, this connection must NOT be used for connecting together external components or features.
- 2. The various differently-named Ground pins are internally weakly connected. They must be tied together externally. The different names are provided to assist in minimizing the current loops involved in bypassing the associated supply VDD pins. In particular, for ESD testing, they should be considered a common connection

## **Ordering Information**

PART NUMBER (Notes 3, 4, 5)	PART MARKING	TEMP. RANGE (°C)	PACKAGE (Pb-free)	PKG. DWG. #
ISL34321INZ	ISL34321 INZ	-40 to +85	48 Ld EPTQFP	Q48.7x7B

- 3. Add "-T13" suffix for tape and reel. Please refer to TB347 for details on reel specifications.
- 4. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- 5. For Moisture Sensitivity Level (MSL), please see device information page for <u>ISL34321</u>. For more information on MSL please see techbrief <u>TB363</u>.



### **Absolute Maximum Ratings**

Supply Voltage VDD P to GND P, VDD TX to GND TX,
VDD_IO to GND_IO0.5V to 4.6V
VDD_CDR to GND_CDR, VDD_CR to GND_CR -0.5V to 2.5V Between any pair of GND P, GND TX,
GND_IO, GND_CDR, GND_CR0.1V to 0.1V
3.3V Tolerant LVTTL/LVCMOS Input Voltage
Differential Input Voltage0.3V to VDD_IO + 0.3V
Differential Output Current Short Circuit Protected LVTTL/LVCMOS Outputs Short Circuit Protected
ESD Rating
Human Body Model All pins 4kV
SERIOP/N (all VDD Connected, all GND Connected) . 8kV
Machine Model
Later of (Tested per JESD 70D, Class2, Level A) 10011A

#### Thermal Information

Thermal Resistance (Typical)	$\theta$ JA	$\theta_{JC}$ (°C/W)
EPTQFP (Notes 6, 7)	38	12
Maximum Power Dissipation		327mW
Maximum Junction Temperature		+125°C
Maximum Storage Temperature Range	65	5°C to +150°C
Operating Temperature Range	4	10°C to +85°C
Pb-Free Reflow Profile		see link below
http://www.intersil.com/pbfree/Pb-Fre	eeReflov	v.asp

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

#### NOTES:

- 6. θ<sub>JA</sub> is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.
- 7. For  $\theta_{\text{JC}}$ , the "case temp" location is the center of the exposed metal pad on the package underside.

**Electrical Specifications** Unless otherwise indicated, all data is for: VDD\_CDR = VDD\_CR = 1.8V, VDD\_IO = 3.3V,  $VDD\_TX = VDD\_P = VDD\_AN = 3.3V, T_A = +25^{\circ}C, Ref\_Res = 3.16k\Omega, High-speed$ AC-coupling capacitor = 27nF.

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLY VOLTAGE	1					
VDD_CDR, VDD_CR			1.7	1.8	1.9	V
VDD_TX, VDD_P, VDD_AN, VDD_IO			3.0	3.3	3.6	V
SERIALIZER POWER SUPPLY CURREI	NTS					
Total 1.8V Supply Current		PCLK_IN = 45MHz		62	80	mA
Total 3.3V Supply Current		(Note 8)		40	52	mA
DESERIALIZER POWER SUPPLY CURI	RENTS					
Total 1.8V Supply Current		PCLK_IN = 45MHz		66	76	mA
Total 3.3V Supply Current		(Note 8)		50	63	mA
POWER-DOWN SUPPLY CURRENT						
Total 1.8V Power-Down Supply Current		RSTB = GND		10		mA
Total 3.3V Power-Down Supply Current				0.5		mA
PARALLEL INTERFACE						
High Level Input Voltage	V <sub>IH</sub>		2.0			V
Low Level Input Voltage	$V_{\mathrm{IL}}$				0.8	V
Input Leakage Current	I <sub>IN</sub>		-1	±0.01	1	μA
High Level Output Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -4.0mA, VDD_IO = 3.0V	2.6			V
Low Level Output Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 4.0mA, VDD_IO = 3.6V			0.4	V
Output Short Circuit Current	I <sub>OSC</sub>				35	mA



# **Electrical Specifications**

Unless otherwise indicated, all data is for: VDD\_CDR = VDD\_CR = 1.8V, VDD\_IO = 3.3V, VDD\_TX = VDD\_P = VDD\_AN = 3.3V,  $T_A$  = +25°C, Ref\_Res = 3.16k $\Omega$ , High-speed AC-coupling capacitor = 27nF. (Continued)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Rise and Fall Times	t <sub>OR</sub> /t <sub>OF</sub>	Slew rate control set to min C <sub>L</sub> = 8pF		1		ns
		Slew rate control set to max, C <sub>L</sub> = 8pF		4		ns
SERIALIZER PARALLEL INTERFACE	-			-		
PCLK_IN Frequency	f <sub>IN</sub>		6		45	MHz
PCLK_IN Duty Cycle	t <sub>IDC</sub>		40	50	60	%
Parallel Input Setup Time	t <sub>IS</sub>		3.5			ns
Parallel Input Hold Time	t <sub>IH</sub>		1.0			ns
DESERIALIZER PARALLEL INTERFAC	E					·
PCLK_OUT Frequency	f <sub>OUT</sub>		6		45	MHz
PCLK_OUT Duty Cycle	t <sub>ODC</sub>			50		%
PCLK_OUT Period Jitter (rms)	t <sub>OJ</sub>	Clock randomizer off		0.5		%t <sub>PCLK</sub>
PCLK_OUT Spread Width	t <sub>OSPRD</sub>	Clock randomizer on		±20		%t <sub>PCLK</sub>
PCLK_OUT to Parallel Data Outputs (includes Sync and DE pins)	t <sub>DV</sub>	Relative to PCLK_OUT, (Note 9)	-1.0		5.5	ns
Deserializer Output Latency	t <sub>CPD</sub>	Inherent in the design	4	9	14	PCLK
DESERIALIZER REFERENCE CLOCK (	REF_CLK IS	S FED INTO PCLK_IN)				
REF_CLK Lock Time	t <sub>PLL</sub>			100		μs
REF_CLK to PCLK_OUT Maximum Frequency Offset		PCLK_OUT is the recovered clock	1500	5000		ppm
HIGH-SPEED TRANSMITTER						
HS Differential Output Voltage,	VODTR	TXCN = 0x00	650	800	900	mV <sub>P-P</sub>
Transition Bit		TXCN = 0x0F		900		mV <sub>P-P</sub>
		TXCN = 0xF0		1100		mV <sub>P-P</sub>
		TXCN = 0xFF		1300		mV <sub>P-P</sub>
HS Differential Output Voltage, Non-	VOD <sub>NTR</sub>	TXCN = 0x00	650	800	900	mV <sub>P-P</sub>
Transition Bit		TXCN = 0x0F		900		mV <sub>P-P</sub>
		TXCN = 0xF0		430		mV <sub>P-P</sub>
		TXCN = 0xFF		600		mV <sub>P-P</sub>
HS Generated Output Common Mode Voltage	V <sub>OCM</sub>			2.35		V
HS Common Mode Serializer- Deserializer Voltage Difference	ΔV <sub>CM</sub>			10	20	mV
HS Differential Output Impedance	R <sub>OUT</sub>		80	100	120	Ω
HS Output Latency	t <sub>LPD</sub>	Inherent in the design	4	7	10	PCLK
HS Output Rise and Fall Times	t <sub>R/</sub> t <sub>F</sub>	20% to 80%		150		ps
HS Differential Skew	t <sub>SKEW</sub>			<10		ps
HS Output Random Jitter	t <sub>RJ</sub>	PCLK_IN = 45MHz		6		ps <sub>rms</sub>
HS Output Deterministic Jitter	t <sub>DJ</sub>	PCLK_IN = 45MHz		25		ps <sub>p-p</sub>



### **Electrical Specifications**

Unless otherwise indicated, all data is for: VDD\_CDR = VDD\_CR = 1.8V, VDD\_IO = 3.3V, VDD\_TX = VDD\_P = VDD\_AN = 3.3V,  $T_A$  = +25°C, Ref\_Res = 3.16k $\Omega$ , High-speed AC-coupling capacitor = 27nF. (Continued)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
HIGH SPEED RECEIVER	<u> </u>					
HS Differential Input Voltage	V <sub>ID</sub>		75			mV <sub>P-P</sub>
HS Generated Input Common Mode Voltage	V <sub>ICM</sub>			2.32		V
HS Differential Input Impedance	R <sub>IN</sub>		80	100	120	Ω
HS Maximum Jitter Tolerance				0.50		UI <sub>P-P</sub>
I <sup>2</sup> C	,					•
I <sup>2</sup> C Clock Rate (on SCL)	f <sub>I2C</sub>			100	400	kHz
I <sup>2</sup> C Clock Pulse Width (HI or LO)			1.3			μs
I <sup>2</sup> C Clock Low to Data Out Valid			0		1	μs
I <sup>2</sup> C Start/Stop Setup/Hold Time			0.6			μs
I <sup>2</sup> C Data in Setup Time			100			ns
I <sup>2</sup> C Data in Hold Time			100			ns
I <sup>2</sup> C Data out Hold Time			100			ms

#### NOTES:

- 8. IDDIO is nominally 50µA and not included in this total as it is dominated by the loading of the parallel pins
- 9. This parameter is the output data skew from the invalid edge of PCLK\_OUT. The setup and hold time provided to a system is dependent on the PCLK frequency and is calculated as follows:  $0.5 * f_{IN} t_{DV}$ .

# **Diagrams**




FIGURE 1. VOD vs. TXCN SETTING




FIGURE 2. PARALLEL VIDEO INPUT TIMING [PCLK\_IN ACTIVE LOW, HSYNC/VSYNC ACTIVE HIGH]




FIGURE 3. PARALLEL VIDEO OUTPUT TIMING [PCLK OUT ACTIVE LOW, HSYNC/VSYNC ACTIVE HIGH]

# **Applications**

### **Detailed Description and Operation**

A pair of ISL34321 SERDES transports 16-bit parallel video for the ISL34321 along with auxiliary data over a single  $100\Omega$  differential cable either to a display or from a camera. Auxiliary data is transferred in both directions and can be used for remote configuration and telemetry.

The benefits include lower EMI, lower costs, greater reliability and space savings. The same device can be configured to be either a serializer or deserializer by setting one pin (VIDEO\_TX), simplifying inventory. RGBA/B/C, VSYNC, HSYNC, and DATAEN pins are inputs in serializer mode and outputs in deserializer mode.

The video data presented to the serializer on the parallel LVCMOS bus is serialized into a high-speed differential signal. This differential signal is converted back to parallel video at the remote end by the deserializer. The Side Channel data is transferred between the SERDES pair during two lines of the vertical video blanking interval.

When the side-channel is enabled, there will be a number of PCLK cycles uncertainty from frame-to-frame. This should not cause sync problems with most displays, as this occurs during the vertical front porch of the blanking period. When properly configured, the SERDES link supports end-to-end transport with fewer than one error in  $10^{10}$  bits.

### **Differential Signals and Termination**

The ISL34321 serializes the 16-bit parallel data plus 3 sync signals at 20x the PCLK\_IN frequency. The extra 2 bits per word come from the 8b/10b encoding scheme which helps create the highest quality serial link.

The high bit rate of the differential serial data requires special care in the layout of traces on PCBs, in the choice and assembly of connectors, and in the cables themselves.

PCB traces need to be adjacent and matched in length (so as to minimize the imbalanced coupling to other traces or elements) and of a geometry to match the impedance of the transmitter and receiver to minimize reflections. Similar care needs to be applied to the choice of connectors and cables.

SERIOP and SERION pins incorporate internal differential termination of the serial signal lines.

### **SERIO Pin AC-Coupling**

AC-coupling minimizes the effects of DC common mode voltage difference and local power supply variations between two SERDES. The serializer outputs DC balanced 8b/10b line code, which allows AC-coupling.

The AC-coupling capacitor on SERIO pins must be 27nF on the serializer board and 27nF on the deserializer board. The value of the AC-coupling capacitor is very critical since a value too small will attenuate the high speed signal at low clock rate. A value too big will slow down the turn around time for the side-channel. It is an advantage to have the pair of capacitors as closely matched as possible.

#### Receiver Reference Clock (REF\_CLK)

The reference clock (REF\_CLK) for the PLL is fed into PCLK\_IN pin. REF\_CLK is used to recover the clock from the high speed serial stream. REF\_CLK is very sensitive to any instability. The following conditions must be met at all times after power is applied to the deserializer, or else the deserializer may need a manual reset:

- VDD must be applied and stable.
- REF\_CLK frequency must be within the limits specified
- REF\_CLK amplitude must be stable.

A simple 3.3V CMOS crystal oscillator can be used for REF\_CLK.



### **Power Supply Sequencing**

The 3.3V supply must be higher than the 1.8V supply at all times, including during power-up and power-down. To meet this requirement, the 3.3V supply must be powered up before the 1.8V supply.

For the deserializer, REF\_CLK must not be applied before the device is fully powered up. Applying REF\_CLK before power-up may require the deserializer to be manually reset. A 10ms delay after the 1.8V supply is powered up guarantees normal operation.

#### **Power Supply Bypassing and Layout**

The serializer and deserializer functions rely on the stable functioning of PLLs locked to local reference sources or locked to an incoming signal. It is important that the various supplies (VDD\_P, VDD\_AN, VDD\_CDR, VDD\_TX) be well bypassed over a wide range of frequencies, from below the typical loop bandwidth of the PLL to approaching the signal bit rate of the serial data. A combination of different values of capacitors from 1000pF to  $5\mu F$  or more with low ESR characteristics is generally required.

The parallel LVCMOS VDD\_IO supply is inherently less sensitive, but since the RGB and SYNC/DATAEN signals can all swing on the same clock edge, the current in these pins and the corresponding GND pins can undergo substantial current flow changes, so once again, a combination of different values of capacitors over a wide range, with low ESR characteristics, is desirable.

A set of arrangements of this type is shown in Figure 4, where each supply is bypassed with a ferrite-bead-based choke, and a range of capacitors. A "choke" is preferable to an "inductor" in this application, since a high-Q inductor will be likely to cause one or more resonances with the shunt capacitors, potentially causing problems at or near those frequencies, while a "lossy" choke will reflect a high impedance over a wide frequency range.

The higher value capacitor, in particular, needs to be chosen carefully, with special care regarding its ESR. Very good results can be obtained with multilayer ceramic capacitors, available from many suppliers, and generally in small outlines (such as the 1210 outline suggested in the schematic shown in Figure 4), which provide good bypass capabilities down to a few m $\Omega$  at 1MHz to 2MHz. Other capacitor technologies may also be suitable (perhaps niobium oxide), but "classic" electrolytic capacitors frequently have ESR values of above  $1\Omega$ , that nullify any decoupling effect above the 1kHz to 10kHz frequency range.

Capacitors of  $0.1\mu\text{F}$  offer low impedance in the 10MHz to 20MHz region, and 1000pF capacitors in the 100MHz to 200MHz region. In general, one of the lower value capacitors should be used at each supply pin on the IC. Figure 4 shows the grounding of the various capacitors to the pin corresponding to the supply pin. Although all the ground supplies are tied together, the PCB layout should be arranged to emulate this arrangement, at least for the smaller value (high frequency) capacitors, as much as possible.




FIGURE 4. POWER SUPPLY BYPASSING

### 1<sup>2</sup>C Interface

The I<sup>2</sup>C interface allows access to internal registers used to configure the SERDES and to obtain status information. A serializer must be assigned a different address than its deserializer counterpart. The upper 5 bits are permanently set to 011 11 and the lower 2bits determined by pins as follows:

	0	1	1	1	1	I2CA1	I2CA0	R/W
--	---	---	---	---	---	-------	-------	-----

Thus, 16 SERDES can reside on the same bus. By convention, when all address pins are tied low, the device address is referred to as 0x78.

SCL and SDA are open drain to allow multiple devices to share the bus. If not used, SCL and SDA should be tied to VDD\_IO.

#### **Side Channel Interface**

The Side Channel is a mechanism for transferring data between the two chips on each end of the link. This data is transferred during video blanking so none of the video bandwidth is used. It has three basic uses:

- Data exchanges between two processors
- Master Mode I<sup>2</sup>C commands to remote slaves
- Remote SERDES configuration

This interface allows the user to initialize registers, control and monitor both SERDES chips from a single micro controller which can reside on either side of the serial link. This feature is used to automatically transport the remote side serdes chip's status back to a local register. The Side Channel needs to be enabled (the default) for this to work. In the case where there is a micro controller on each side of the of the link, data can be buffered and exchanged between the two. Up to 224 bytes can be sent in each direction during each VSYNC active period.

#### **Master Mode**

This is a mode activated by strapping the MASTER pin to a '1' on the ISL34321 on the remote side of the controller. This is a virtual extension of the  $\rm I^2C$  interface across the link that allows the local processor to read and write slave devices connected to the remote side serdes  $\rm I^2C$  bus. No additional wires or components are needed other than the serial link. The  $\rm I^2C$  commands and data are transferred during video blanking causing no interruptions in the video data. In Master mode the data is transported across the link by the Side Channel so the maximum throughput achievable would be the same. The SCL and SDA frequency is adjustable through the programming of a register.

### **Exposed Pad**

While it is not a required electrical connection, it is recommended that the exposed pad on the bottom of the package be soldered to the circuit board. This will ensure that the full power dissipation of the package can be utilized. The pad should be connected to ground and not left floating. For best thermal conductivity 9 - 25 vias should connect the footprint for the exposed pad on the circuit board to the ground plane.




FIGURE 5. LAYOUT FOR THE EXPOSED PAD

# **Revision History**

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to the web to make sure you have the latest version.

DATE	REVISION	CHANGE
7/15/10	FN6870.1	Updated "Package Outline Drawing" on page 13. Changes were: Updated the format by moving dimensions from table onto drawing and adding land pattern.
5/14/10		Converted to New Intersil Template Updated Ordering Information by adding MSL note
		Removed from Features Section: • Internal $100\Omega$ termination on high-speed serial lines • Programmable powerdown of the transmitter and the receiver • I2C communication interface • 8kV ESD rating for serial lines • Pb-free (RoHS compliant)
		Changed Order of following items in datasheet: -Moved Block Diagram to immediately follow page 1 then Pin Configuration -Pin Description Table moved to immediately follow Pinout -Ordering Information to follow Pin Descriptions
		Added Latch-up to Abs Max Ratings  Added Diagrams and Applications Section, Revision History and Products Information
3/16/09	FN6870.0	Initial release

### **Products**

Intersil Corporation is a leader in the design and manufacture of high-performance analog semiconductors. The Company's products address some of the industry's fastest growing markets, such as, flat panel displays, cell phones, handheld products, and notebooks. Intersil's product families address power management and analog signal processing functions. Go to <a href="https://www.intersil.com/products">www.intersil.com/products</a> for a complete list of Intersil product families.

\*For a complete listing of Applications, Related Documentation and Related Parts, please see the respective device information page on intersil.com: <a href="ISL34321">ISL34321</a>

To report errors or suggestions for this datasheet, please go to www.intersil.com/askourstaff

FITs are available from our website at <a href="http://rel.intersil.com/reports/search.php">http://rel.intersil.com/reports/search.php</a>

© Copyright Intersil Americas LLC 2009-2010. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

For additional products, see <a href="www.intersil.com/en/products.html">www.intersil.com/en/products.html</a>

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at <a href="https://www.intersil.com/en/support/qualandreliability.html">www.intersil.com/en/support/qualandreliability.html</a>

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.


For information regarding Intersil Corporation and its products, see <a href="https://www.intersil.com">www.intersil.com</a>





# **Package Outline Drawing**


#### Q48.7x7B

48 LEAD THIN PLASTIC QUAD FLATPACK EXPOSED PAD PACKAGE Rev 2, 7/10











TYPICAL RECOMMENDED LAND PATTERN





- 1. All dimensioning and tolerancing conform to ANSI Y14.5-1982.
- Datum plane ☐ located at mold parting line and coincident with lead, where lead exits plastic body at bottom of parting line.
- <u>A</u> Dimensions do not include mold protrusion. Allowable mold protrusion is 0.254mm on D1 and E1 dimensions.
- 5. These dimensions to be determined at datum plane H
- 6. Package top dimensions are smaller than bottom dimensions and top of package will not overhang bottom of package.
- Dimension does not include dambar protrusion. Allowable dambar protrusion shall be 0.08mm total at maximum material condition. Dambar cannot be located on the lower radius or the foot.
- 8. Controlling dimension: millimeter.
- This outline conforms to JEDEC publication 95 registration MS-026, variation ABC-HD.
- 10. Dimensions in ( ) are for reference only.