

# **Dual 6-Phase + 1-Phase PWM Controller for VR12/IMVP7 Applications**

#### **ISL6366**

The ISL6366 is a dual PWM controller; its 6-phase PWMs control the microprocessor core or memory voltage regulator, while its single-phase PWM controls the peripheral voltage regulator for graphics, system agent, or processor I/O.

The ISL6366 utilizes Intersil's proprietary Enhanced Active Pulse Positioning (EAPP) modulation scheme to achieve the extremely fast transient response with fewer output capacitors.

The ISL6366 is designed to be compliant to Intel VR12/IMVP7 specifications. It accurately monitors the load current via the IMON pin and reports this information via the IOUT register to the microprocessor, which sends a PSI# signal to the controller at low power mode via SVID bus. The controller enters 1- or 2-phase operation in low power mode (PSI1); in the utra low power mode (PSI2,3), it can further drop the number of phases and enable the diode emulation ofthe operational phaseJn low power modes, the magnetic core and switching losses are significantly reduced, yielding high efficiency at light load. After the PSI# signal is de-asserted, the dropped phase(s) are added back to sustain heavy load transient response and efficiency.

Today's microprocessors require a tightly regulated output voltage position versus load current (droop). The ISL6366 senses the output current continuously by measuring thevoltage acrossthe dedicated current sense resistor or the DCR of the output inductor. The sensed current flows out of the FB pinto develop the precision voltage drop across the feedback resistor for droop control. Currentsensing circuitsalso provide the needed signals for channel-currentbalancing, average overcurrent protection and individual phase current limiting. The TM and TMS pins are to sense an NTC thermistor's temperature, which is internally digitized for thermal monitoring and for integrated thermal compensation of the current sense elements of the respective regulator.

The ISL6366 features remote voltage sensing and completely eliminates any potential difference between remote and local grounds. This improves regulation and protection accuracy. The threshold-sensitive enable input is available to accurately coordinate the start-up of the ISL6366 with other voltage rails.

1

#### **Features**

- Intel VR12/IMVP7 Compliant
  - SerialVID with Programmable IMAX, TMAX, BOOT, ADDRESS OFFSET Registers
- Intersil's Proprietary Enhanced Active Pulse Positioning (EAPP) Modulation Scheme, Patented
  - Voltage Feed-forward and Ramp Adjustable Options
  - High Frequency and PSI Compensation Options
  - Variable Frequency Control During Load Transients to Reduce Beat Frequency Oscillation
  - Linear Control with Evenly Distributed PWM Pulses for Better Phase Current Balance During Load Transients

#### · D ual Outputs

- Output 1 (VRO): 1 to 6-Phase, Coupled Inductor Compatibility, for Core or Memory
- Output 2 (VR1): Single Phase for Graphics, System Agent, or Processor I/O
- Differential Remote Voltage Sensing
- ±0.5% Closed-loop System Accuracy Over Load, Line and Temperature
- Phase Doubler Compatibility (NOT Phase Dropping)
- Proprietary Active Phase Adding and Dropping with Diode Emulation Scheme For Enhanced Light Load Efficiency
- Programmable Slew Rate of Fast Dynamic VID with Dynamic VID Compensation (DVC) for VRO
- Dynamic VID Compensation (DVS) for VR1 at No Droop
- Droop and Diode Emulation Options
- Programmable 1 or 2-Phase Operation in PSI1/2/3 Mode
- Programmable Standard or Coupled-Inductor Operation
- Precision Resistor or DCR Differential Current Sensing
  - Integrated Programmable Current Sense Resistors
  - Integrated Thermal Compensation
  - Accurate Load-Line (Droop) Programming
- Accurate Channel-Current Balancing
- Accurate Current Monitoring
- Average Overcurrent Protection and Channel Current Limit With Internal Current Comparators
- Precision Overcurrent Protection on IMON & IMONS Pins
- Independent Oscillators, up to 1MHz Per Phase, for Cost, Efficiency, and Performance Optimization
- Dual Thermal Monitoring and Thermal Compensation
- Start-up Into Pre-Charged Load
- Pb-Free (RoHS Compliant)

# **Ordering Information**

PART NUMBER (Note 1, 2, 3)	<b>PAR</b> T MARKING	TEMP. RANGE (°C)	PACKAGE (Pb-Free)	PKG. DWG. #
ISL6366CRZ	ISL6366 CRZ	0 to +70	60 Ld 7x7 QFN	L60.7x7
ISL6366IRZ	ISL6366 IRZ	-40 to +85	60 Ld 7x7 QFN	L60.7x7

#### NOTES:

- 1. Add "-T\*" suffix for tape and reel. Please refer to TB347 for details on reel specifications.
- 2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- 3. For Moisture Sensitivity Level (MSL), please see device information page for ISL6366. For more information on MSL please see techbrief TB363.

ISL6366 (60 LD 7X7 QFN)

# **Pin Configuration**


**TOP VIEW** PWM1 PWM4 NC5 **EN PWR** PWM2 RAMP\_ADJ PWM5 **RGND** vcc **VSEN** FS\_DRP **HFCOMP RSET PSICOMP** GND SICI FΒ TM COMP BTS\_DES\_TCOMPS DVC BT\_FDVID\_TCOMP IMON NPSI\_DE\_IMAX **SVDATA** ADDR\_IMAXS\_TMAX SVALERT# 14 **PWMS** SVCLK 15 ISENS-VR\_HOT# IMONS HFCOMPS/DVCS VR\_RDYS FBS VSENS RGNDS **FSS DRPS** ISENS+

# **Driver Recommendation**


DRIVER	QUIESCENT CURRENT (mA)	GATE DRIVE VOLTAGE	# OF DRIVERS	DIODE EMULATION (DE)	GATE DRIVE DROP (GVOT)	COMMENTS
ISL6627	1.0	5V	Single	Yes	No	For PSI# channel and its coupled channel in coupled inductor applications or all channels
ISL6620 ISL6620A	1.2	5V	Single	Yes	No	For PSI# channel and its coupled channel in coupled inductor applications or all channels. Shorter body diode conduction time when enters PSI2 mode at a fixed voltage.
ISL6596	0.19	5V	Single	No	No	For dropped phases or all channels without DE
ISL6610 ISL6610A	0.24	5V	Dual	No	No	For dropped phases or all channels without DE
ISL6611A	1.25	5V	Dual	No	No	Phase Doubler with Integrated Drivers, up to 12- Phase. For all channels with DE Disabled
ISL6617	5.0	N/A	N/A	No	No	PWM Doubler for DrMOS, up to 12 or 24-Phase. For all channels with DE Disabled
ISL6625	1.2	12V	Single	Yes	Yes	For PSI# channel and its coupled channel in coupled inductor applications or all channels
ISL6622	5.5	12V	Single	Yes	Yes	For PSI# channel and its coupled channel in coupled inductor applications or all channels. Shorter body diode conduction time when enters PSI2 mode at a fixed voltage.
ISL6622A ISL6622B	5.5	<b>12</b> V	Single	Yes	No	For PSI# channel and its coupled channel in coupled inductor applications or all channels. Shorter body diode conduction time when enters PSI2 mode at a fixed voltage.
ISL6625A	1.0	12V	Single	No	No	For dropped phases or all channels without DE

NOTE: Intersil 5V and 12V drivers are mostly pin-to-pin compatible and allow for dual footprint layout implementation to optimize MOSFET selection and efficiency. 5V Drivers are more suitable for high frequency and high efficiency applications.


# **ISL6366 Internal Block Diagram**



# Typical Application: 6-Phase Standard-Inductor VR and 1-Phase VR



# Typical Application: 6-Phase Coupled-Inductor VR and 1-Phase VR



# **ISL6366**

# **Table of Contents**

Absolute Maximum Ratings	8
Thermal Information	
Recommended Operating Conditions	8
Electrical Specifications	8
Typical Performance Curves	. 10
Functional Pin Descriptions	. 11
Operation	
Multiphase Power Conversion	
Interleaving	14
PWM Modulation Scheme	
PWM and PSI# Operation	
Diode Emulation Operation	
Switching Frequency	
Channel-Current Balance for VR0	
Voltage Regulation	
Load-Line Regulation	
Output-Voltage Offset Programming	
Dynamic VID	
Operation Initialization	
Enable and Disable	
Soft-Start	
Current Sense Output	. 28
Fault Monitoring and Protection	. 28
VR_Ready Signal	. 28
Overvoltage Protection	
Overcurrent Protection	_
Thermal Monitoring (VR_HOT#)	
Temperature Compensation	
Integrated Temperature Compensation	
External Temperature Compensation	
Hard-wired Registers (Patent Pending).	
Dynamic VID Compersation (DVC)	
Disabling Output	
· ·	
SVID Operation	
General Design Guide	
Power Stages	
Current Sensing Resistor	
Output Filter Design.	
Switching Frequency Selection	
Input Capacitor Selection	
Layout and DesignConsiderations	.39
Pin Noise Sensitivity, Design and Layout Consideration.	
Component Placement	
Powering Up And Open-Loop Test	. 42
Voltage-Regulator (VR) Design Materials	. 42
Revision History	
Products	
Package Outline Drawing	. 44

### **Absolute Maximum Ratings**

VCC, VR_RDY, VR_RDYS	+6V
NC4, NC5	GND -0.3V to 27V
All Other Pins	.GND -0.3V to V <sub>CC</sub> + 0.3V

### **Recommended Operating Conditions**

Supply Voltage, V <sub>CC</sub>	+5V ±5%
Ambient Temperature	
ISL6366CRZ	0°C to +70°C
ISL6366IRZ	40°C to +85°C

#### **Thermal Information**

Thermal Resistance (Notes 4, 5)	θ <sub>JA</sub> (° <b>C</b> /W)	θ <sub>JC</sub> (° <b>C</b> /W)
60 Ld 7x7 QFN Package	24	1.5
Maximum Junction Temperature		+150°C
Maximum Storage Temperature Range	6	5°C to +150°C
Pb-free reflow profile		see link below
http://www.intersil.com/pbfree/Pb-FreeR	eflow.asp	

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

#### NOTES:

- 4. θ<sub>JA</sub> is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.
- 5. For  $\theta_{JC}$ , the "case temp" location is the center of the exposed metal pad on the package underside.

# **Electrical Specifications** Recommended Operating Conditions, $V_{CC} = 5V$ , Unless Otherwise specified. **Boldface limits apply over the operating temperature range.**

PARAMETER	TEST CONDITIONS	MIN (Note 7)	ТҮР	MAX (Note 7)	UNITS
VOLTAGE REGULATOR (VR) ADDRESS					
Multiple-Phase Voltage Regulator (VR0) ADDRESS	Hexadecimal Format	0	EVN	С	-
Single-Phase Voltage Regulator (VR1) ADDRESS	Hexadecimal Format	1	ODD	7	-
VCC SUPPLY CURRENT					
Nominal Supply	VCC = 5VDC; EN_PWR = 5VDC; R <sub>T</sub> = 125k $\Omega$ , ISEN1-6 = 0 $\mu$ A	23	28	34.5	mA
Shutdown Supply	VCC = 5VDC; EN_PWR = 0VDC; $R_T = 125 k\Omega$	16.5	22	28.5	mA
POWER-ON RESET AND ENABLE					
VCC Rising POR Threshold		4.30	4.40	4.50	V
VCC Falling POR Threshold		3.75	3.90	4.0	V
EN_PWR_FT Rising Threshold		0.830	0.850	0.870	V
EN_PWR_FT Falling Threshold		0.730	0.750	0.770	V
EN_VTT Rising Threshold		0.830	0.850	0.870	V
EN_VTT Falling Threshold		0.730	0.750	0.770	V
DAC (VID+OFFSET)					
System Accuracy of ISL6366CRZ (DAC = 1V to 2.155 V, T <sub>J</sub> = 0 °C to +70 °C)	(Note 6, Closed-Loop)	-0.5	-	0.5	%VID
System Accuracy of ISL6366CRZ (DAC = 0.8V to 1V, T <sub>J</sub> = 0 °C to +70 °C)	(Note 6, Closed-Loop)	-5	-	5	mV
System Accuracy of ISL6366CRZ (DAC = 0.25V to 0.8V, T <sub>J</sub> = 0 °C to +70 °C)	(Note 6, Closed-Loop)	-8	-	8	mV
System Accuracy of ISL6366IRZ (DAC = 1V to 2.155V, T <sub>J</sub> = -40 °C to +85 °C)	(Note 6, Closed-Loop)	-0.6	-	0.6	%VID
System Accuracy of ISL6366IRZ (DAC = 0.8V to 1V, T <sub>J</sub> = -40 ° C to +85 ° C)	(Note 6, Closed-Loop)	-6	-	6	mV
System Accuracy of ISL6366IRZ (DAC = 0.25V to 0.8V, T <sub>J</sub> = -40 °C to +85 °C)	(Note 6, Closed-Loop)	-9	-	9	mV

intersil

# **ISL6366**

# **Electrical Specifications**: ecommended Operating Conditions, $V_{CC} = 5V$ , Unless Otherwise specified. Boldface limits apply over the operating temperature range. (Continued)

<b>PA</b> RAMETER	TEST CONDITIONS	MIN (Note 7)	TYP	MAX (Note 7)	UNITS
OSCILLATORS					
Accuracy of VRO Switching Frequency Setting	$R_{FS} = 125k\Omega$	360	400	440	kHz
Accuracy of VR1 Switching Frequency Setting	$R_{FSS} = 125k\Omega$	360	400	440	kHz
Maximum Switching Frequency		1.0	-	-	MHz
Minimum Switching Frequency		-	-	0.08	MHz
0 (1 + 1 P	FDVID = 10mV/μs	2.5	2.8	3.2	mV/μs
Soft-start Ramp Rate for VR0	FDVID = 20mV/μs	5.0	5.55	6.2	mV/μs
Soft-start Ramp Rate for VR1		2.5	2.8	3.2	mV/μs
Maximum Duty Cycle Per PWM for VR0	400kHz, V <sub>RAMP</sub> < 1.8V	95	97	99	%
Maximum Duty Cycle for VR1	400kHz	69	83	96	%
PWM GENERATOR (Note 7)		-			,
Sawtooth Amplitude for VR0	R <sub>RAMP_ADJ</sub> = Open, all Switching Frequency	-	1	-	V
Sawtooth Amplitude for VR0	R <sub>RAMP_ADJ</sub> = 2.4MΩ to 12V, 500kHz	-	0.5	-	V
Sawtooth Amplitude for VR0	R <sub>RAMP_ADJ</sub> = 1.2MΩ to 12V, 500kHz	-	1	-	V
Maximum Adjustable Ramp for VR0	Applicable to VRO Only	-	3	-	V
Minimum Adjustable Ramp for VR0	Applicable to VRO Only	-	0.3	-	V
Sawtooth Amplitude for VR1	Applicable to VR1 Only	-	2.0	-	V
ERROR AMPLIFIER		·			
Open-Loop Gain	$R_L = 10k\Omega$ to ground	-	96	-	dB
Open-Loop Bandwidth		-8	0	-	MHz
Slew Rate		-2	5	-	V/µs
Maximum Output Voltage	No Load	4.1	4.4	4.6	V
Output High Voltage	2mA Load	3.8	4.1	4.6	V
Output Low Voltage	2mA Load	0.85	0.96	1.2	V
PWM OUTPUT (PWM[6:1] and PWMS)				•	
Sink Impedance	PWM = Low with 1mA Load	-	170	-	Ω
Source Impedance	PWM = High, Forced to 3.7V	-	150	-	Ω
PWM PSI2/3/Decay Mid-Level	0.4mA Load	38	40	44	%VCC
CURRENT SENSE AND OVERCURRENT PROTEC	TION			•	,
Sensed Current Tolerance of VR0	ISEN1-6 = 40μA; CS Offset and Mirror Error Included, $R_{SET}$ = 12.8kΩ	36.5	40.6	44	μА
	ISEN1-6 = 80μA; CS Offset and Mirror Error Included, $R_{SET}$ = 12.8kΩ	75.5	80.3	85.5	μΑ
Sensed Current Tolerance of VR1	ISENS = $40\mu\text{A}$ ; R <sub>ISENS</sub> = $100\Omega$	33	37	41	μΑ
	ISENS = 80 $\mu$ A; R <sub>ISENS</sub> = 100 $\Omega$	69.5	75	81	μΑ
VRO Average Overcurrent Trip Level at Normal CCM PWM Mode	CS Offset and Mirror Error Included, $R_{SET} = 12.8 k\Omega$	-	100	-	μΑ
VRO Average Overcurrent Trip Level at PSI1/2/3 Mode	N = 6 Drop to 1-Phase	-	99	-	μΑ
VRO Average Overcurrent Trip Level at PSI1 Mode	N = 6 Drop to 2-Phase	-	100	-	μΑ

### **ISL6366**

# **Electrical Specifications**: ecommended Operating Conditions, V<sub>CC</sub> = 5V, Unless Otherwise specified. **Boldface limits apply over the operating temperature range. (Continued)**

PARAMETER	TEST CONDITIONS	MIN (Note 7)	TYP	MAX (Note 7)	UNITS
VR0 Peak Current Limit for Individual Channel		-	139	-	μΑ
VR1 Average Overcurrent Trip Level	CS Offset and Mirror Error Included, R <sub>ISENS</sub> = 100 $\Omega$	-	100	-	μΑ
IMON, IMOS Clamped and OCP Trip Level		1.085	1.12	1.14	V
IMON, IMONS VOLTAGE IMAX (FF) TRIP POINT	Higher than this will be "FF"	875	880	887	m۷
THERMAL MONITORING		-			
VR_HOT# Pull-down Impedance		8.4	9.2	13	Ω
TM Voltage at Thermal Trip (Programmable via TMAX)	TMAX = +100°C, see Table 7	-	39.12	-	%VCC
VR_HOT# and Thermal Alert# Hysteresis		-3		-	°C
Leakage Current of VR_HOT#	With external pull-up resistor connected to VCC	-	-	1	μΑ
VR READY AND PROTECTION MONITORS					
Leakage Current of VR_RDY, VR_RDYS	With pull-up resistor externally connected to VCC	-	-	1	μΑ
VR READY Low Voltage	4mA Load	-	-	0.3	٧
Overvoltage Protection Threshold	Prior to the End of Soft-start	-	2.30	-	V
	After the End of Soft-start, the voltage above VID	160	179	200	m۷
Overvoltage Protection Reset Hysteresis		98	107	117	mV
SVID BUS		,			
ALERT# Pull-down Impedance		-1	1	13	Ω
SVDATA		-1	1	13	Ω
SVCLK Maximum Speed		-	26.5	-	MHz
SVCLK Minimum Speed		-	13.0	-	MHz

#### NOTES:

<sup>6.</sup> These parts are designed and adjusted for accuracy with all errors in the voltage loop included.

<sup>7.</sup> Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.

# **Functional Pin Descriptions**

Note: VRO is the multi-phase voltage regulator. VR1 is the single-phase voltage regulator. Refer to Table 13 on page 35 and Table 14 on page 39 for Design and Layout Consideration.

**VCC** - Supplies the power necessary to operate the chip. The controller starts to operate when the voltage on this pin exceeds the rising POR threshold and shuts down when the voltage on this pin drops below the falling POR threshold. Connect this pin directly to a +5V supply with a high quality ceramic capacitor.

**GND** - The bottom metal base of ISL6366 is the GND. Bias and reference ground for the IC. It is also the return for all PWM output drivers.

EN\_PWR - This pin is a threshold-sensitive enable input. Connecting the power train input supply to this through an appropriate resistor divider provides a means to synchronize the power sequencing of the controller and the MOSFET driver ICs. When EN\_PWR is driven above 0.85V, the ISL6366 is actively depending on status of the EN\_VTT, the internal POR, and pending fault states. Driving EN\_PWR below 0.75V will clear all fault states and prepare the ISL6366 to soft-start when reenabled.

EN\_VTT - This pin is a threshold-sensitive enable input. It's typically connected to the output of the VTT voltage regulator in the computer mother board. When this pin is driven above 0.85V, the ISL6366 is actively depending on status of the EN\_PWR, the internal POR, and pending fault states. Driving this below 0.75V will clear all fault states and prepare the ISL6366 to soft-start when re-enabled.

VSEN - This pin monitors the regulator VRO output for overvoltage protection. Connect this pin to the positive rail remote sensing point of the microprocessor or load. This pin tracks with the FB pin. If a resistive divider is placed on the FB pin, a resistive divider with the same ratio should be on the VSEN pin. Tie it to GND if not used.

RGND - This pin compensates the offset between the remote ground of the VRO load and the local ground of this device. Connect this pin to the negative rail remote sensing point of the microprocessor or load. Tie it to GND if not used.

COMP and FB - COMP and FB are the output and inverting input of the precision error amplifier, respectively. A type III loop compensation network should be connected to these pins, while the FB's R-C network should connect to the positive rail remote sensing point of the microprocessor or load. Combined with RGND, the potential difference between remote and local rails is completely compensated and it improves regulation accuracy. A properly chosen resistor between FB and remote sensing point can set the load line (droop, if enabled), because the sensed current will flow out of FB pin. The droop scale factor is set by the ratio of the effective ISEN resistors (set by RSET) and the inductor DCR or the dedicated current sense resistor. COMP is tied back to FB through an external R-C network to compensate the regulator. An RC from the FB pin to ground will be needed if the output is lagging from the DAC, typically for applications with too many output capacitors and droop enabled.

VR\_RDY - VR\_RDY indicates that soft-start has completed and this VRO output remains in normal operation. It is an open-drain

logic output. When OCP or OVP occurs in VR0, VR\_RDY will be pulled to low.

TM - TM is an input pin for the VR0 temperature measurement. Connect this pin through an NTC thermistor to GND and a resistor to VCC of the controller. The voltage at this pin is inversely proportional to the VR temperature. The device monitors the VR temperature based on the voltage at the TM pin. Combining with "TCOMP" setting, VR0's sensed current is thermally compensated. The VR\_HOT# asserts low if the sensed temperature at this pin is higher than the maximum desired temperature, "TMAX". The NTC should be placed dose to the current sensing element, the output inductor or dedicated sense resistor on Phase 1 of VR0. A decoupling capacitor  $(0.1\mu F)$  is typically needed to be in close proximity to the controller. If not used, connect this pin to TMS or  $1 \mathrm{M}\Omega/2 \mathrm{M}\Omega$  resistor divider, but DON'T tie it to VCC or GND.

VR\_HOT# - VR\_HOT# is used as an indication of high VR temperature. It is an open-drain logic output. It will be open if the measured VR temperature is less than a certain level, and pulled low when the measured VR temperature reaches a certain level.

PWM[6:1] - Pulse width modulation outputs of VRO. Connect these pins to the PWM input pins of the Intersil driver IC. The number of active channels is determined by the state of PWM[6:2]. Tie PWM(N+1) to VCC to configure for N-phase operation. PWM firing order is sequential from 1 to N with N being the number of active phases. If PWM1 is tied high, the respective address is released for use, i.e, the VRO is disabled and does not respond to the SVID commands. IMON, VSEN, FB, ISEN[6:1]-, and RGND must be grounded to remove OCP and OVP faults of VRO, while TM can be tied to TMS, or 1/2 ratio resistor divider. In addition, must connect FS\_DRP to 1M $\Omega$  from GND or VCC. See Table 1 on page 15 and Table 13 on page 35 for details.

PWMS - Pulse width modulation output of VR1. Connect this pin to the PWM input pin of the Intersil driver IC. Tie this pin to VCC to disable this PWM channel, while the respective address is released for use, i.e., the VR1 is disabled and does not respond to the SVID commands. IMONS, VSENS, FBS, ISENS-, and RGNDS must be grounded to remove OCP and OVP faults of VR1, while TMS can be tied to TM, or 1/2 ratio resistor divider. In addition, must connect FSS\_DRPS to  $1 \, \mathrm{M}\Omega$  from GND or VCC for proper SVID address. See Table 13 on page 35 for details.

ISEN[6:1]+, ISEN[6:1] - The ISEN+ and ISEN- pins are current sense inputs to individual differential amplifiers of VRO. The sensed current is used for channel current balancing, overcurrent protection, and droop regulation. Inactive channels should have their respective current sense inputs, ISEN[6:#]- grounded, and ISEN[6:#]+ open. For example, ground ISEN[6:5]- and open ISEN[6:5]+ for 4-phase operation. DON'T ground ISEN[6:1]+. For DCR sensing, connect each ISEN-pin to the node between the RC sense elements. Tie the ISEN+ pin to the other end of the sense capacitor (typically output rail). The voltage across the sense capacitor is proportional to the inductor current. Therefore, the sensed current is proportional to the inductor current and scaled by the DCR of the inductor and R<sub>SET</sub>. When VRO is disabled, have ISEN[6:1]- grounded and ISEN[6:1]+ open.

RSET - A resistor connected from this pin to ground sets the current gain of the current sensing amplifier for VR0. The RSET resistor value can be from  $3.84 \mathrm{k}\Omega$  to  $115.2 \mathrm{k}\Omega$  and is 64x of the required R<sub>ISEN</sub> resistor value. Therefore, the current sense gain

resistor value can be effectively set at  $60\Omega$  to 1.8k $\Omega$ . When VR0 is disabled (PWM1 = VCC), connect 1M $\Omega$  from this pin to GND.

**ISENS+, ISENS** - The ISENS+ and ISENS- pins are current sense inputs to the differential amplifier of VR1. The sensed current is used for overcurrent protection and droop regulation. For DCR sensing, connect each ISENS- pin to the node between the RC sense elements. Tie the ISENS+ pin to the other end of the sense capacitor through a resistor, R<sub>ISENS</sub>. The voltage across the sense capacitor is proportional to the inductor current. Therefore, the sense current is proportional to the inductor current and scaled by the DCR of the inductor and R<sub>ISENS</sub>. When VR1 is disabled, have ISENS- grounded and ISENS+ open.

IMON - IMON is the output pin of sensed, thermally compensated (if internal thermal compensation is used) average current of VRO. The voltage at the IMON pin is proportional to the load current and the resistor value, and internally clamped to 1.12V. If the clamped voltage is triggered, it will initiate an overcurrent shutdown. By choosing the proper value for the resistor at IMON pin, the overcurrent trip level can be set to be lower than the fixed internal overcurrent threshold. During the dynamic VID, the OCP function of this pin is disabled to avoid false triggering. Tie it to GND if not used. Does not need to refer to the remote ground for VR12/IMPV7 applications.

**FS\_DRP** - A resistor placed from this pin to GND/VCC will set the switching frequency of VRO. The relationship between the value of the resistor and the switching frequency will be approximated by Equation 4 on page 16. This pin is also used to set the droop option. The droop is disabled when the resistor is pulled to VCC and enabled when the resistor is pulled to ground. When VRO is disabled (PWM1 = VCC), connect  $1M\Omega$  from this pin to GND.

HFCOMP - Connect a resistor with a similar value of the feedback impedance to the VRO output to compensate the level-shifted output voltage during high-frequency load transient events. Connecting more than 2x of feedback impedance to this pin or keeping it open virtually disables this feature.

PSICOMP - Connect an RC to the type III compensation capacitor of the VRO output voltage. This improves loop gain and load transient response in PSI1/2/3/Decay mode. An open pin will disable this feature.

SICI - When this pin ispulled to ground, it sets for standard inductor (SI) operation; when this pin is pulled to VCC, itsets coupled-inductor (CI) operation. The phase dropping operation options or PSI1/2/3 mode are summarized in Table 3 on page 16.

DVC - A series resistor and capacitor can be connected from this pin to the FB pin to compensate and smooth dynamic VID transitions.

VSENS, RGNDS, FBS, COMPS, VR\_RDYS, IMONS, FSS\_DRPS, HFCOMPS - These pins are for VR1 regulator and have the same function as VSEN, RGND, FB, COMP, VR\_RDY, IMON, FS\_DRP, and HFCOMP, respectively. However, HFCOMPS has multiplexed the DVCS function, while the FSS\_DRPS does have additional programming feature as described in the following.

HFCOMPS/DVCS - Connect a resistor with a similar value of the feedback impedance to the VR1 output to compensate the level-shifted output voltage during high-frequency load transient events. Connecting more than 2x of feedback impedance to this

pin or keeping it open virtually disables this feature. If the droop option of VR1 is disabled, then this pin becomes DVCS. A series resistor and capacitor can be connected from this pin to the FBS pin to compensate and smooth dynamic VID transitions for VR1 output.

FSS\_DRPS - A resistor placed from this pin to ground/VCC will set the switching frequency of VR1. The relationship between the value of the resistor and the switching frequency will be approximated by Equation 4 on page 16. This pin is also used to set the droop option. The droop is disabled when the resistor is pulled to VCC and enabled when the resistor is pulled to ground. When VR1 is disabled (PWMS = VCC), connect  $1M\Omega$  from this pin to GND for ADDR: 0, 2, 4, and 6; to VCC for ADDR: 8, A, and C.

TMS - This is an input pin for the temperature monitoring. Connect this pin through an NTC thermistor to GND and a resistor to VCC of the controller. The voltage at this pin is inversely proportional to the VR temperature. The thermal information can be used for VR1 thermal compensation. If TCOMPS is set at "OFF" bit, the integrated thermal compensation is disabled; otherwise, the thermal information is used for VR1 thermal compensation with "TCOMPS" data. Combined with TM pin, the thermal information at TMS pin will also be used to trigger VR\_HOT#. The NTC should be placed close to the current sensing element, the output inductor or dedicated sense resistor of VR1 If not used, connect this pin to TM or  $1M\Omega/2M\Omega$  resistor divider, but DON'T tie it to VCC or GND.

SVCLK - An input pin for a synchronous clock signal of SerialVID bus from CPU.

SVDATA - An input pin for transferring open-drain data signals between CPU and VR controller.

SVALERT# - An output pin for transferring the active low signal driven asynchronously from the VR controller to CPU.

RAMP\_ADJ - An input pin to set the slope of Sawtooth for VRO. The slope of the Sawtooth is proportional to the current, sampled by the an active pull-down device, into this pin. When the resistor is connected to the input voltage of the VRO, the slope will be proportional to the input voltage, achieving voltage feed-forward compensation. For a 12V supply ( $V_{IN}$ ) and 2.4M $\Omega$  pull up (~ 5µA), it sets a nominal 0.25V/µs up-ramp slope at 500kHz switching frequency, corresponding to 0.5V peak-to-peak up ramp. The maximum peak-to-peak up ramp should be limited to 3V, corresponding a pull-down current of 30µA at 500kHz, i.e., the pull-up impedance should be higher than  $V_{IN}/30\mu A$  at 500kHz. See Equation 3 for the up ramp amplitude calculation. When this pin is floating, the up ramp amplitude sets to 1V regardless of the switching frequency and the feedforward function is disabled.

ADDR\_IMAXS\_TMAX, BTS\_DES\_TCOMPS, BT\_FDVID\_TCOMP, NSPI\_DE\_IMAX - These are four register pins to program system parameters. The meaning of each is described as below. See Table 9 for the summary.

ADDR\_IMAXS\_TMAX (OC):

ADDR - An input pin to set the address offset register of VR0 (0, 2, 4, 6, 8, A, C) and VR1 (1, 3, 5, 7). E/F is an ALL call address and is not used.

### **ISL6366**

**IMAXS** - An input pin to set the maximum current,  $I_{CCMAX}$ , register of the VR1. It can be programed to 20A, 25A, 30A, and 35A when the droop is enabled ( $R_{FSS\_DRPS} = GND$ ). This register represents the maximum allowed load current for VR1 and corresponds to a 900mV (typically set) at IMONS. When VR1 droop is disabled ( $R_{FSS\_DRPS} = VCC$ ), the  $I_{CCMAX}$  can be programed to15A, 20A, 25A, and 30A.

TMAX - An input pin to set the maximum temperature register (TMAX) of the VRO and VR1 and the thermal trip point of VR\_HOT#. It covers +90°C to +120°C with 5°C/step. The register represents the maximum allowed temperature of VRO and VR1, and programs the over-temperature trip point at VR\_HOT#. The typical application should use +100°C or lower since the NTC thermistor temperature represents the PCB, not the hottest component on the board. In addition, the NTC thermistor typically picks up a temperature lower than the PCB due to the thermal impedance between PCB and NTC.

BTS\_DES\_TCOMPS (0D):

BTS - An input pin to set the start-up boot voltage register of VR1. It has four levels: 0, 0.9V, 1.0, and 1.1V for graphic rails with droop enabled ( $R_{FSS\_DRPS} = GND$ ). When the droop is disabled ( $R_{FSS\_DRPS} = VCC$ ), the boot levels will be changed to 0, 0.85V, 0.925V, 1.05V for VCCIO and System Agent rails.

DES - An input pin to set the diode emulation (DE) operation register of VR1 at PSI2, PSI3, and Decay modes. At PSI1 mode, the VR1 always operates in CCM mode. When the diode emulation is disabled, the output will decay at the rate of setVID Slow; however, the SVID bus is still be acknowledged of execution of the command.

TCOMPS - An input pin b set the mis-matching temperature (+13°C to +43°C) between the actual sensed indudor and the NTC thermistor at TMS pin. The voltage sensed on the TMS pin is utilized as the temperature input to adjust the doop current and the overcurrent protection limit beffectively compensate for the temperature coefficient of the current sense element of VR1 To implement the integrated temperature compensation, select a proper temperature offset "TCOMP," other than the "OFF" value, which is to disable the integrated temperature compensation function. When the VR1 channel's droop is disabled by pulling FSS\_DRPS pin high with a frequency set resistor, TCOMPS register will be used to set the address of PMBus, 80-8Eh for VR0 and E0-EEh for VR1 in ISL6367.

BT\_FDVID\_TCOMP (OE):

BT - An input pin to set the start-up boot voltage register of VRO. It has four levels: 0V, 0.9V, 1.0V, and 1.1V for core applications. When the droop is disabled, the boot levels will be changed to 0V, 1.2V, 1.35V, and 1.5V for memory applications.

FDVID - An input pin to set the slew rate of fast Dynamic VID. It has choices of  $10mV/\mu s$  and  $20mV/\mu s$ . This will only apply to VR0, not VR1.

TCOMP - An input to set the mis-matching temperature ( $\pm 13^{\circ}$ C to  $\pm 43^{\circ}$ C) between the actual sensed inductor of VRO regulator and the NTC thermistor at the TMpin. The voltage sensed onthe TM pin is utilized as the temperature input to adjust the dioop current and the overcurrent protection limit to effectively compensate for the temperature coefficient of the current sense element of VRO. To implement the integrated temperature compensation, select a proper temperature offset "TCOMP," other than the "OFF" value, which is to disable the integrated temperature compensation function.

NSPI\_DE\_IMAX (OF):

NPSI - An input pin to set the number of phases dropping at low power mode. See Table 3 on page 16 for more details.

DE - An input pin to set the diode emulation (DE) operation register of VRO at PSI2, PSI3, and Decay modes. At PSI1 mode, the VRO always operates in CCM mode. When the diode emulation is disabled, the output will decay at the rate of setVID Slow; however, the SVID bus is still be acknowledged of execution of the command.

IMAX - An input pin to set the maximum current,  $I_{CCMAX}$ , register of the VRO voltage regulator. It has a range of 15A to 165A with 5A/step. In 5- and 6-Phase operation, it will add 90A offset over the previous range and cover the range of 105A to 255A with 5A/step. This register represents the maximum allowed load current for VRO and corresponds to a 900mV (typically set) at IMON.

NC[1:3] - No connection pins for ISL6366 and ISL6366A. Reserved for PMBus [I2DATA, PMALERT#, I2CLK] in ISL6367.

NC[4:5] - No connection pins for ISL6366. Reserved for input current sensing [ISENIN-, ISENIN+] in ISL6366A and ISL6367.

### **Operation**

The ISL6366 is a dual PWM controller; its 6-phase PWMs control microprocessor core or memory voltage regulator, while its single-phase PWM controls the peripheral voltage regulator such graphics rail, system agent, or processor I/O. The ISL6366 is designed to be compliant to Intel VR12/IMVP7 specifications with SerialVID Features. The system parameters and SVID required registers are programmable with four dedicated pins. It greatly simplifies the system design for various platforms and lowers inventory complexity and cost by using a single device.

In addition, this controller is compatible, except for forced dropping via PWM lines, with phase doublers (ISL6611A and ISL6617), which can double or quadruple the phase count. For instance, the multi-phase PWM can realize a beyond 6-phase and up to 24-phase count system, and the single-phase PWM can be scaled up to 2 or 4 phases. The higher phase count system can improve thermal distribution and power conversion efficiency at heavy load.

#### **Multiphase Power Conversion**

Microprocessor load current profiles have changed to the point that the advantages of multiphase power conversion are impossible to ignore. The technical challenges associated with producing a single-phase converter (which are both cost-effective and thermally viable), have forced a change to the cost-saving approach of multiphase. The ISL6366 controller helps reduce the complexity of implementation by integrating vital functions and requiring minimal output components. The typical application circuits diagrams on page 5 and page 6 provide the top level views of multiphase power conversion using the ISL6366 controller.

#### **Interleaving**

The switching of each channel in a multiphase converter is timed to be symmetrically out-of-phase with each of the other channels. In a 3-phase converter, each channel switches 1/3 cycle after the previous channel and 1/3 cycle before the following channel. As a result, the 3-phase converter has a combined ripple frequency three times greater than the ripple frequency of any one phase, as illustrated in Figure 1. The three channel currents (IL1, IL2, and IL3) combine to form the AC ripple current and the DC load current. The ripple component has three times the ripple frequency of each individual channel current. Each PWM pulse is terminated 1/3 of a cycle after the PWM pulse of the previous phase. The DC components of the inductor currents combine to feed the load.

To understand the reduction of ripple current amplitude in the multiphase circuit, examine Equation 1, which represents an individual channel's peak-to-peak inductor current.

$$I_{PP} = \frac{(V_{IN} - V_{OUT} \cdot V_{OUT})}{L \cdot F_{SW} \cdot V_{IN}}$$
(EQ. 1)

In Equation 1,  $V_{IN}$  and  $V_{OUT}$  are the input and output voltages respectively, L is the single-channel inductor value, and  $F_{SW}$  is the switching frequency.




FIGURE 1. PWM AND INDUCTOR-CURRENT WAVEFORMS FOR 3-PHASE CONVERTER

In the case of multiphase converters, the capacitor current is the sum of the ripple currents from each of the individual channels. Compare Equation 1 to the expression for the peak-to-peak current after the summation of N symmetrically phase-shifted inductor currents in Equation 2, the peak-to-peak overall ripple current ( $I_{C,PP}$ ) decreases with the increase in the number of channels, as shown in Figure 2.




FIGURE 2. RIPPLE CURRENT MULTIPLIER VS. DUTY CYCLE

Output voltage ripple is a function of capacitance, capacitor equivalent series resistance (ESR), and the summed inductor ripple current. Increased ripple frequency and lower ripple amplitude mean that the designer can use less per-channel inductance and few or less costly output capacitors for any performance specification.

$$I_{CP P} = \frac{V_{OUT}}{LF} K_{RCM}$$

$$K_{RCM} = \frac{(ND - m + 1 \cdot ()mN \cdot () \cdot D}{ND}$$
for m1  $\leq ND$  m
$$m = ROUNDUP(N \cdot D, 0)$$

Another benefit of interleaving is to reduce input ripple current. Input capacitance is determined in part by the maximum input ripple current. Multiphase topologies can improve overall system cost and size by lowering input ripple current and allowing the

designer to reduce the cost of input capacitors. The example in Figure 3 illustrates input currents from a three-phase converter combining to reduce the total input ripple current.




FIGURE 3. CHANNEL INPUT CURRENTS AND INPUTCAPACITOR RMS CURRENT FOR 3-PHASE CONVERTER

The converter depicted in Figure 3 delivers 36A to a 1.5V load from a 12V input. The RMS input capacitor current is 5.9A. Compare this to a single-phase converter also stepping down 12V to 1.5V at 36A. The single-phase converter has 11.9A<sub>RMS</sub> input capacitor current. The single-phase converter must use an input capacitor bank with twice the RMS current capacity as the equivalent three-phase converter.

Figures 29, 30 and 31, as described in "Input Capacitor Selection" on page 38, can be used to determine the input capacitor RMS current based on load current, duty cycle, and the number of channels. They are provided as aids in determining the optimal input capacitor solution. Figure 32 shows the single phase input-capacitor RMS current for comparison.

#### **PWM Modulation Scheme**

The ISL6366 adopts Intersil's proprietary Enhanced Active Pulse Positioning (EAPP) modulation scheme to improve transient performance. The EAPP is a unique dual-edge PWM modulation scheme with both PWM leading and trailing edges being independently moved to give the best response to transient loads. The EAPP has an inherited function, similar to Intersil's proprietary Adaptive Phase Alignment (APA) technique, to turn on all phases together to further improve the transient response, when there are sufficiently large load step currents. The EAPP is a variable frequency but there is linear control over the transient events such that it can evenly distribute the pulses among all phases to achieve very good current balance and eliminate the beat frequency oscillation over wide frequency range of load transients.

To further improve the line and load transient responses, the multi-phase PWM features feedforward function to change the up ramp with the input line to maintain a constant overall loop gain over a wide range input voltage. The up ramp of the internal Sawtooth is defined in Equation 3.

$$V_{RAM P} = \frac{5.10^{10} V_{IN}}{F_{SW} \cdot R_{RAMP\_ADJ}}$$
 (EQ. 3)

With EAPP control and feedforward function, the ISL6366 can achieve excellent transient performance over wide frequency range of load step, resulting in lower demand on the output capacitors.

At DC load conditions, the PWM frequency is constant and set by the external resistor between the FS pin and GND during normal mode (PSI0) and low power mode (PSI1). However, when PSI2 or PSI3 is asserted in ultra low power conditions and if the VR is configured into diode emulation operation, the EAPP reduces the switching frequency as the load decreases. Thus, the VR can enter burst mode at extreme light load conditions and improve power conversion efficiency significantly.

Under steady state conditions, the operation of the ISL6366 PWM modulator appears to be that of a conventional trailing edge modulator. Conventional analysis and design methods can therefore be used for steady state and small signal operation.

The single-phase PWM has a fix ramp of 2V peak to peak. Its overall modulation gain is proportional to the input line.

#### **PWM and PSI# Operation**

The timing of each channel is set by the number of active channels. The default channel setting for the ISL6366 is six. The switching cycle is defined as the time between PWM pulse termination signals of each channel. The cycle time of the pulse signal is the inverse of the switching frequency set by the resistor between the FS pin and ground. The PWM signals command the MOSFET driver to turn on/off the channel MOSFETs.

The ISL6366 can work in a 0 to 6-Phase configuration. Tie PWM(N+1) to VCC to configure for N-phase operation. PWM firing order is sequential from 1 to N with N being the number of active phases, as summarized in Table 1. For 6-phase operation, the channel firing sequence is 1-2-3-4-5-6, and they are evenly spaced 1/6 of a cycle. Connecting PWM6 to VCC configures 5-phase operation, the channel firing order is 1-2-3-4-5 and the phase spacing is 1/5 of a cycle. If PWM2 is connected to VCC, only Channel 1 operation is selected. If PWM1 is connected to VCC, the multi-phase (VR0) operation is turned off; to ensure proper operation of VR1, the VR0's respective pins should be configured as described in "Disabling Output" on page 35.

TABLE 1. PHASE NUMBER AND PWM FIRING SEQUENCE

N	PHASE SEQUENCE PSI# = PSI0	PWM# TIED TO VCC	ACTIVE PHASE PSI# = PSI1
6	1-2-3-4-5-6	-	PWM1/4
5	1-2-3-4-5	PWM6	PWM1/3
4	1-2-3-4	PWM5	PWM1/3
3	1-2-3	PWM4	PWM1/2
2	1-2	PWM3	PWM1/2
1	1	PWM2	PWM1
00	FF	PWM1	OFF

The CPU can enter four distinct power states as shown in Table 2. The ISL6366 supports all states, but it treats PSI2 and PSI3 the same. In addition, the setDecay mode will automatically enter PSI2 State while decaying the output voltage. However, prior to the end of soft-start (i.e: VR\_RDY goes high), the lower power mode (PSI1/2/3/Decay) is NOT enabled.

TABLE 2. POWER STATE COMMAND FROM CPU

STATE	DESCRIPTION
PSI0	High Power Mode, All Phases are running
PSI1	Low Power Mode
PSI2	Very Low Power Mode
PSI3	Ultra Low Power Mode, treated as PSI2
Decay	Automatically entering PSI2 and Ramping down the output voltage to a target voltage in Decay Mode

When the SVID bus sends PSI1/2/3 or Set VID Decay command, it indicates the low power mode operation of the processor. The controller will start phase shedding the next switching pulse. The controller allows to drop the number of active phases according to the logic on Table 3 for high light load efficiency performance. The "NPSI" register and SICI pin are to program the controller in operation of non-coupled (SI), 2-phase coupled, or (N-x)-Phase coupled inductors. Different cases yield different PWM output behaviors on both dropped phase(s) and operational phase(s) as PSI# is asserted and de-asserted. When CPU sends PSIO command, it will pull the controller back to normal CCM PWM operation to sustain an immediate heavy transient load and high efficiency. Note that "N-x" means N-x phase coupled and x phase(s) are uncoupled.

For 2-Phase coupled inductor (CI) operation, both coupled phases should be 180 $^{\circ}$  out of phase. In low power states (PSI1/2/3/Decay), the opposite phase of the operational phase will turn on its Low-side MOSFET to circulate inductor current to minimize conduction loss when Phase 1 is high.

When PSI1 is asserted, the VRO is in single-phase CCM operation with PWM1, or 2-phase CCM operation with PWM1 and 2, 3 or 4, as shown in Table 1. The number of operational phases is configured by "NPSI" register, shown in Table 3. In PSI2/3/Decay State, only single phase is in DCM/CCM operation, which is programmed by the "DE" register; the opposite PWM 2, 3, or 4 (depending upon configured maximum phase number as in Table 1) of the PWM1 however will pull low at PWM1 high in CI applications.

TABLE 3. PHASE DROPPING CONFIGURATION AT PSI1 AND PSI2/3/DECAY

SICI	NPSI	CODE		PSI1 Mode	PSI2/3 & DECAY
0	0	SI1	SI, (N-1)-CI	1-Phase	1-Phase
0	1	SI2	SI, (N-2)-CI	2-Phase	1-Phase
1	0	CI1	2-Phase CI	1-Phase	1-Phase
1	1	CI2	2-Phase CI	2-Phase	1-Phase

NOTE: For 2-Phase CI option, the dropped coupled phase turns on LGATE to circulate current when PWM1 is high.

The VR1 outputcan be disabled by pulling PWMS to VCC while the respective address is released for use with a different VR controller. For proper operation of VR0, the VR1's respective pins should be configured as described in "Disabling Output" on page 35.

While the controller is operational (VCC above POR, EN\_VTT and EN\_PWR are both high, valid VID inputs), it can pull the PWM pins to ~40% of VCC (~2V for 5V VCC bias) during various stages, such as soft-start delay, phase shedding operation, or fault conditions (OC or OV events). The matching driver's internal PWM resistor divider can further raise the PWM potential, but not lower it below the level set by the controller IC. Therefore, the controller's PWM outputs are directly compatible with Intersil drivers that require 5V PWM signal amplitudes. Drivers requiring 3.3V PWM signal amplitudes are generally incompatible.

#### **Diode Emulation Operation**

To improve light efficiency, the ISL6366 can enter diode emulation operation in PSI2/3 or Decay mode. Users however should select Intersil VR12/IMVP7 compatible drivers: ISL6627 or ISL6625 for PSI# channel(s). The diode emulation should be disabled if non-compatible power stages or drivers are used.

#### **Switching Frequency**

Both VR0 and VR1 can independently set switching frequency, which is determined by the selection of the frequency-setting resistor,  $R_{\text{T}}$ , which is connected from FS or FSS pin to GND or VCC. Equation 4 and Figure 4 are provided to assist in selecting the correct resistor value.

$$R_{T} = \frac{5 \cdot 10^{10}}{F_{SW}}$$
 (EQ. 4)

where F<sub>SW</sub> is the switching frequency of each phase.

Independent frequency for VRO and VR1 allows for cost, efficiency, and performance optimization. Proximity between the power trains of the two regulators imposed by the space-constrained layouts can lead to cross-coupling. To minimize the effect of cross-coupling between regulators, select operating frequencies at least 50kHz apart.



FIGURE 4. SWITCHING FREQUENCY vs RT

#### **Current Sensing**

The ISL6366 senses current continuously for fast response. The ISL6366 supports inductor DCR sensing, or resistive sensing techniques. The associated channel current sense amplifier uses the ISEN inputs to reproduce a signal proportional to the inductor current,  $I_L$ . The sense current,  $I_{SEN}$ , is proportional to the inductor current. The sensed current is used for current balance, load-line regulation, and overcurrent protection.

The internal circuitry, shown in Figures 5-6 and 9-10, represents VR1's channel or one channel of the VR0 output, respectively. For VR0 output, the ISEN± circuitry is repeated for each channel, but may not be active depending on the status of the PWM[6:2] pins, as described in "PWM and PS# Operation" on page 15. The input bias current of the current sensing amplifier is typically 60nA; less than  $8.34 \mathrm{k}\Omega$  input impedance (0.5mV offset) is preferred to minimized the offset error, i.e., a larger C value as needed.

#### **INDUCTOR DCR SENSING**

An inductor's winding is characteristic of a distributed resistance, as measured by the DCR (Direct Current Resistance) parameter. Consider the inductor DCR as a separate lumped quantity, as shown in Figure 5. The channel current  $I_L$ , flowing through the inductor, will also pass through the DCR. Equation 5 shows the s-domain equivalent voltage across the inductor  $V_L$ .

$$V_{I}$$
 (s =  $I_{I}$  · (sL + DCR (EQ. 5)

A simple R-C network across the inductor extracts the DCR voltage, as shown in Figure 5.




FIGURE 5. DCR SENSING CONFIGURATION FOR VR1

The voltage on the capacitor  $V_{C}$ , can be shown to be proportional to the channel current  $I_{L}$ . See Equation 6.

$$V_{C}(s) = \frac{\left(s \cdot \frac{L}{DCR} + 1 \cdot (DCR \cdot I_{L})\right)}{\left(sR \cdot C + 1\right)}$$
(EQ. 6)

If the R-C network components are selected such that the RC time constant matches the inductor time constant (R\*C=L/DCR), the voltage across the capacitor  $V_{C}$  is equal to the voltage drop across the DCR, i.e., proportional to the channel current

With the internal low-offset current amplifier, the capacitor voltage  $V_C$  is replicated across the sense resistor  $R_{ISEN}$ . Therefore, the current out of the ISENS+ pin,  $I_{SEN}$ , is proportional to the inductor current.

Because of the internal filter at the ISENS- pin, one capacitor,  $C_T$ , is needed to match the time delay between the ISENS- and ISENS+ signals. Select the proper  $C_T$  to keep the time constant of  $R_{ISEN}$  and  $C_T$  ( $R_{ISEN}$  x  $C_T$ ) close to 27ns.

Equation 7 shows that the ratio of the channel current to the sensed current,  $I_{SEN}$ , is driven by the value of the sense resistor and the DCR of the inductor.

$$I_{SEN} = I_L \cdot \frac{DCR}{R_{ISEN}}$$
 (EQ. 7)

#### **RESISTIVE SENSING**

For more accurate current sensing, a dedicated current-sense resistor R<sub>SENSE</sub> in series with each output inducbr can serve as the current sense element (see Figure 7). This technique however reduces overall converter efficiency due to the additional power loss on the current sense element R<sub>SENSE</sub>.




FIGURE 6. SENSE RESISTOR IN SERIES WITH INDUCTOR FOR VR1

A current sensing resistor has a distributed parasitic inductance, known as ESL (equivalent series inductance, typically less than 1nH) parameter. Consider the ESL as a separate lumped quantity, as shown in Figure 7. The channel current  $I_L$ , flowing through the inductor, will also pass through the ESL. Equation 8 shows the s-domain equivalent voltage across the resistor  $V_R$ .

$$V_R(s) = I_L \cdot (sE SL + R_{SEN})$$
 (EQ. 8)

A simple R-C network across the current sense resistor extracts the R<sub>SFN</sub> voltage, as shown in Figure 7.

The voltage on the capacitor  $V_{C}$ , can be shown to be proportional to the channel current  $I_{L}$ . See Equation 9.

$$V_{C}(s) = \frac{\left(s \cdot \frac{ESL}{R_{SEN}} + 1 \cdot (R_{SEN} \cdot I_{L})\right)}{\left(sR \cdot C + 1\right)}$$
(EQ. 9)

If the R-C network components are selected such that the RC time constant matches the ESL-R<sub>SEN</sub> time constant (R\*C = ESL/R<sub>SEN</sub>), the voltage across the capacitor V<sub>C</sub> is equal to the voltage drop across the R<sub>SEN</sub>, i.e., proportional to the channel current. As an example, a typical  $1m\Omega$  sense resistor can use R = 348 and C = 820pF for the matching. Figures 7 and 8 show the sensed waveforms without and with matching RC when using resistive sense.

Because of the internal filter at the ISENS- pin, one capacitor,  $C_T$ , is needed to match the time delay between the ISENS- and ISENS+ signals. Select the proper  $C_T$  to keep the time constant of  $R_{ISEN}$  and  $C_T$  ( $R_{ISEN}$  x  $C_T$ ) close to 27ns.



FIGURE 7. VOLTAGE ACROSS R WITHOUT RC



FIGURE 8. VOLTAGE ACROSS C WITH MATCHING RC

Equation 10 shows that the ratio of the channel current to the sensed current,  $I_{SEN}$ , is driven by the value of the sense resistor and the  $R_{ISEN}$ .

$$I_{SEN} = I_L \cdot \frac{R_{SEN}}{R_{ISEN}}$$
 (EQ. 10)

Figures 5 and 6 configurations apply for VR1 output, while the  $R_{ISEN}$  should include the internal metal impedance of 10.5 $\!\Omega$  for accurate current sense.

For VRO output, the R<sub>ISEN</sub> resistor of each channel is integrated, while its value is determined by the R<sub>SET</sub> resistor. The RSET resistor value can be from 3.84k $\Omega$  to 115.2k $\Omega$  and is 64x of the required I<sub>SEN</sub> resistor value. Therefore, the current sense gain resistor (Integrated R<sub>ISEN</sub>) value can be effectively set at 60 $\Omega$  to 1.8k $\Omega$ . Figures 9 and 10 show the configurations for inductor DCR sensing and resistive sensing of VRO, respectively; their sensing current is represented by Equations 11 and 12, respectively.

$$I_{SEN} = I_L \cdot \frac{DCR \cdot 64}{R_{SET}}$$
 (EQ. 11)

$$I_{SEN} = I_L \cdot \frac{R_{SEN} \cdot 64}{R_{SET}}$$
 (EQ. 12)

The inductor DCR value will increase as the emperature increases. Therefore, the sensed current wil increase as the emperature of the current sense element increases. In order to compensate the temperature effect on the sensed current signal, a Negative Temperature Coefficient (NTC) resistor can be used forthermal compensation, or the integrated temperature compensation function of BL6366 should be utilized. The integrated temperature compensation function is described in "Temperature Compensation" on page 30.

Decoupling capacitor (C<sub>T</sub>) on ISEN[6:1]- pins are optional and might be required for long sense traces and a poor layout.




FIGURE 9. DCR SENSING CONFIGURATION FOR VRO




FIGURE 10. SENSE RESISTOR IN SERIES WITH INDUCTORS FOR VRO

#### L/DCR OR ESL/R<sub>SEN</sub> MATCHING

Assuming the compensator design is correct, Figure 11 shows the expected load transient response waveforms if L/DCR or ESL/R\_SEN is matching the R-C time constant. When the load current  $I_{OUT}$  has a square change, the output voltage  $V_{OUT}$  also has a square response, except for the overshoot at load release. However, there is always some PCB contact impedance of current sensing components between the two current sensing points; it hardly accounts into the L/DCR or ESL/R\_SEN matching calculation. Fine tuning the matching is necessarily done in the board level to improve overall transient performance and system reliability.

If the R-C timing constant is too large or too small,  $V_C(s)$  will not accurately represent real-time  $I_{OUT}(s)$  and will worsen the transient response. Figure 12 shows the load transient response when the R-C timing constant is too small.  $V_{OUT}$  will sag excessively upon load insertion and may create a system failure or early overcurrent trip. Figure 13 shows the transient response when the R-C timing constant is too large.  $V_{OUT}$  is sluggish in drooping to its final value. There will be excessive overshoot if load insertion occurs during this time, which may potentially hurt the CPU reliability.




FIGURE 11. DESIRED LOAD TRANSIENT RESPONSE WAVEFORMS




FIGURE 12. LOAD TRANSIENT RESPONSE WHEN R-C TIME CONSTANT IS TOO SMALL




FIGURE 13. LOAD TRANSIENT RESPONSE WHEN R-C TIME CONSTANT IS TOO LARGE

#### **Channel-Current Balance for VR0**

The sensed current  $I_n$  from each active channel is summed together and divided by the number of active channels. The resulting average current  $I_{AVG}$  provides a measure of the total load current. Channel current balance is achieved by comparing the sensed current of each channel to the average current to make an appropriate adjustment to the PWM duty cycle of each channel with Intersil's patented current-balance method.

Channel current balance is essential in achieving the thermal advantage of multiphase operation. With good current balance, the power loss is equally dissipated over multiple devices and a greater area.

#### **Voltage Regulation**

The compensation network shown in Figure 14 assures that the steady-state error in the output voltage is limited only to the error in the reference voltage (DAC & OFFSET) and droop current source, remote sense, and error amplifier.

The sensed average current  $I_{DROOP}$  is tied to FB internally and will develop voltage drop across the resistor between FB and  $V_{OUT}$  for droop control. This current can be disconnected from the FB node by tying  $R_{FS}$   $D_{RP}$  high to VCC for non-droop applications.

The output of the error amplifier V<sub>COMP</sub> is compared to the internal sawtooth waveforms to generate the PWM signals. The PWM signals control the timing of the Intersil MOSFET drivers and regulate the converter output to the specified reference voltage.

The ISL6366 does nothave a unity gain amplifier in between the feedback path and error amplifier. For remote sensing connect the microprocessor sensing pins of the non-inverting input, IB, via the feedback resistor (R<sub>FB</sub>), and inverting input, RGND, of the error amplifier. This configuration effectively removes the voltage error encountered when measuring the output voltage relative to the local controller ground reference point. VSEN should connect to remote sensing's positive rail aswell for over voltage protection.




FIGURE 14. OUTPUT VOLTAGE AND LOAD-LINE REGULATION

A digital-to-analog converter (DAC) generates a reference voltage, which is programmable via SVID bus. The DAC decodes the SVID set command into one of the discrete voltages shown in Table 4. In addition, the output voltage can be margined in  $\pm 5$ mV step between -640mV and 635mV, as shown in Table 5, via SVID set

OFFSET command (33h). For a finer than 5mV offset, a large ratio resistor divider can be placed on the FB pin between the output and GND for positive offset or VCC for negative offset.

VR1's VSENS, RGNDS, FBS, and COMPS pins function in the similar manner as VR0's VSEN, RGND, FB, and COMP pins.

TABLE 4. VR12/IMVP7 VID 8-BIT

VID <b>7</b>	VID6	VID5	VID4	VID3	VID2	VID1	VID0	НЕ	X	VOLTAGE
00		00		00		00		0	0	OFF
0	0	0	0	0	0	0	1	0	1	0.2500
0	0	0	0	0	0	1	0	0	2	0.2550
0	0	0	0	0	0	1	1	0	3	0.2600
0	0	0	0	0	1	0	0	0	4	0.2650
00		00		01		01		0	5	0.2700
00		00		01		10		0	6	0.2750
0	0	0	0	0	1	1	1	0	7	0.2800
0	0	0	0	1	0	0	0	0	8	0.2850
0	0	0	0	1	0	0	1	0	9	0.2900
0	0	0	0	1	0	1	0	0	Α	0.2950
0	0	0	0	1	0	1	1	0	В	0.3000
0	0	0	0	1	1	0	0	0	С	0.3050
00		00		11		01		0	D	0.3100
00		00		11		10		0	Ε	0.3150
0	0	0	0	1	1	1	1	0	F	0.3200
0	0	0	1	0	0	0	0	1	0	0.3250
0	0	0	1	0	0	0	1	1	1	0.3300
0	0	0	1	0	0	1	0	1	2	0.3350
0	0	0	1	0	0	1	1	1	3	0.3400
0	0	0	1	0	1	0	0	1	4	0.3450
0	0	0	1	0	1	0	1	1	5	0.3500
0	0	0	1	0	1	1	0	1	6	0.3550
0	0	0	1	0	1	1	1	1	7	0.3600
0	0	0	1	1	0	0	0	1	8	0.3650
00		01		10		01		1	9	0.3700
00		01		10		10		1	Α	0.3750
0	0	0	1	1	0	1	1	1	В	0.3800
0	0	0	1	1	1	0	0	1	С	0.3850
0	0	0	1	1	1	0	1	1	D	0.3900
0	0	0	1	1	1	1	0	1	Ε	0.3950
0	0	0	1	1	1	1	1	1	F	0.4000
0	0	1	0	0	0	0	0	2	0	0.4050
00		10		00		01		2	1	0.4100
00		10		00		10		2	2	0.4150
0	0	1	0	0	0	1	1	2	3	0.4200
0	0	1	0	0	1	0	0	2	4	0.4250

TABLE 4. VR12/IMVP7 VID 8-BIT (Continued)

0       0       1       0       0       1       0       1       2       5         0       0       1       0       0       1       1       0       2       6         0       0       1       0       0       1       1       1       2       7         0       0       1       0       1       0       0       0       2       8         0       0       1       0       1       0       0       1       2       9         0       0       1       0       1       0       1       0       2       A         0       0       1       0       1       0       1       1       2       B         0       0       1       0       1       1       0       0       2       C         0       0       1       0       1       1       1       0       1       2       E         0       0       1       0       1       1       1       0       2       E	0.4300 0.4350 0.4400 0.4450 0.4500 0.4550 0.4600 0.4650 0.4700
0       0       1       0       0       1       1       0       2       6         0       0       1       0       0       1       1       1       2       7         0       0       1       0       1       0       0       0       2       8         0       0       1       0       1       0       0       1       2       9         0       0       1       0       1       0       1       0       2       A         0       0       1       0       1       0       1       1       2       B         0       0       1       0       1       1       0       0       2       C         0       0       1       0       1       1       1       0       1       2       E         0       0       1       0       1       1       1       0       2       E	0.4350 0.4400 0.4450 0.4500 0.4550 0.4600 0.4650
0       0       1       0       0       1       1       1       2       7         0       0       1       0       1       0       0       0       2       8         0       0       1       0       1       0       0       1       2       9         0       0       1       0       1       0       1       0       2       A         0       0       1       0       1       0       1       1       2       B         0       0       1       0       1       1       0       0       2       C         0       0       1       0       1       1       0       1       2       E	0.4400 0.4450 0.4500 0.4550 0.4600 0.4650
0     0     1     0     1     0     0     0     2     8       0     0     1     0     1     0     0     1     2     9       0     0     1     0     1     0     1     0     2     A       0     0     1     0     1     0     1     1     2     B       0     0     1     0     1     1     0     0     2     C       0     0     1     0     1     1     0     1     2     E       0     0     1     0     1     1     1     0     2     E	0.4450 0.4500 0.4550 0.4600 0.4650
0     0     1     0     1     0     0     1     2     9       0     0     1     0     1     0     1     0     2     A       0     0     1     0     1     0     1     1     2     B       0     0     1     0     1     1     0     0     2     C       0     0     1     0     1     1     0     1     2     E       0     0     1     0     1     1     1     0     2     E	0.4500 0.4550 0.4600 0.4650
0     0     1     0     1     0     1     0     2     A       0     0     1     0     1     0     1     1     2     B       0     0     1     0     1     1     0     0     2     C       0     0     1     0     1     1     0     1     2     D       0     0     1     0     1     1     1     0     2     E	0.4550 0.4600 0.4650
0     0     1     0     1     0     1     1     2     B       0     0     1     0     1     1     0     0     2     C       0     0     1     0     1     1     0     1     2     D       0     0     1     0     1     1     1     0     2     E	0.4600 0.4650
0     0     1     0     1     1     0     0     2     C       0     0     1     0     1     1     0     1     2     D       0     0     1     0     1     1     1     0     2     E	0.4650
0 0 1 0 1 1 0 1 2 D 0 0 1 0 1 1 1 0 2 E	
0 0 1 0 1 1 1 0 2 E	0.4700
	0.4750
0 0 1 0 1 1 1 1 2 F	0.4800
0 0 1 1 0 0 0 0 3 0	0.4850
0 0 1 1 0 0 1 3 1	0.4900
0 0 1 1 0 0 1 0 3 2	0.4950
0 0 1 1 0 0 1 1 3 3	0.5000
0 0 1 1 0 1 0 0 3 4	0.5050
0 0 1 1 0 1 0 1 3 5	0.5100
0 0 1 1 0 1 1 0 3 6	0.5150
0 0 1 1 0 1 1 3 7	0.5200
0 0 1 1 1 0 0 0 3 8	0.5250
0 0 1 1 1 0 0 1 3 9	0.5300
0 0 1 1 1 0 1 0 3 A	0.5350
0 0 1 1 1 0 1 1 3 B	0.5400
0 0 1 1 1 1 0 0 3 0	0.5450
0 0 1 1 1 1 0 1 3 D	0.5500
0 0 1 1 1 1 1 0 3 E	0.5550
0 0 1 1 1 1 1 1 3 F	0.5600
0 1 0 0 0 0 0 0 4 0	0.5650
0 1 0 0 0 0 1 4 1	0.5700
0 1 0 0 0 0 1 0 4 2	0.5750
0 1 0 0 0 0 1 1 4 3	0.5800
0 1 0 0 0 1 0 0 4 4	0.5850
0 1 0 0 0 1 0 1 4 5	0.5900
0 1 0 0 0 1 1 0 4 6	0.5950
0 1 0 0 0 1 1 4 7	0.6000
0 1 0 0 1 0 0 4 8	0.6050
0 1 0 0 1 0 0 1 4 9	0.6100
0 1 0 0 1 0 1 0 4 A	0.6150
0 1 0 0 1 0 1 4 B	0.6200
0 1 0 0 1 1 0 0 4 C	0.6250
0 1 0 0 1 1 0 1 4 D	0.6300

# ISL6366

TABLE 4. VR12/IMVP7 VID 8-BIT (Continued)

VID7	VID6	VID5	VID4	VID3	VID2	VID1	VID0	НЕ	X	VOLTAGE
0	1	0	0	1	1	1	0	4	Ε	0.6350
0	1	0	0	1	1	1	1	4	F	0.6400
0	1	0	1	0	0	0	0	5	0	0.6450
0	1	0	1	0	0	0	1	5	1	0.6500
0	1	0	1	0	0	1	0	5	2	0.6550
0	1	0	1	0	0	1	1	5	3	0.6600
0	1	0	1	0	1	0	0	5	4	0.6650
0	1	0	1	0	1	0	1	5	5	0.6700
0	1	0	1	0	1	1	0	5	6	0.6750
0	1	0	1	0	1	1	1	5	7	0.6800
0	1	0	1	1	0	0	0	5	8	0.6850
0	1	0	1	1	0	0	1	5	9	0.6900
0	1	0	1	1	0	1	0	5	Α	0.6950
0	1	0	1	1	0	1	1	5	В	0.7000
0	1	0	1	1	1	0	0	5	С	0.7050
0	1	0	1	1	1	0	1	5	D	0.7100
0	1	0	1	1	1	1	0	5	Ε	0.7150
0	1	0	1	1	1	1	1	5	F	0.7200
0	1	1	0	0	0	0	0	6	0	0.7250
0	1	1	0	0	0	0	1	6	1	0.7300
0	1	1	0	0	0	1	0	6	2	0.7350
0	1	1	0	0	0	1	1	6	3	0.7400
0	1	1	0	0	1	0	0	6	4	0.7450
0	1	1	0	0	1	0	1	6	5	0.7500
0	1	1	0	0	1	1	0	6	6	0.7550
0	1	1	0	0	1	1	1	6	7	0.7600
0	1	1	0	1	0	0	0	6	8	0.7650
0	1	1	0	1	0	0	1	6	9	0.7700
0	1	1	0	1	0	1	0	6	Α	0.7750
0	1	1	0	1	0	1	1	6	В	0.7800
0	1	1	0	1	1	0	0	6	С	0.7850
0	1	1	0	1	1	0	1	6	D	0.7900
0	1	1	0	1	1	1	0	6	Ε	0.7950
0	1	1	0	1	1	1	1	6	F	0.8000
0	1	1	1	0	0	0	0	7	0	0.8050
0	1	1	1	0	0	0	1	7	1	0.8100
0	1	1	1	0	0	1	0	7	2	0.8150
0	1	1	1	0	0	1	1	7	3	0.8200
0	1	1	1	0	1	0	0	7	4	0.8250
0	1	1	1	0	1	0	1	7	5	0.8300
0	1	1	1	0	1	1	0	7	6	0.8350

TABLE 4. VR12/IMVP7 VID 8-BIT (Continued)

VI <b>D7</b>	VID6	VID5	VID4	VID3	VID2	VID1	VID0	НЕ	X	VOLTAGE
0	1	1	1	0	1	1	1	7	7	0.8400
0	1	1	1	1	0	0	0	7	8	0.8450
0	1	1	1	1	0	0	1	7	9	0.8500
0	1	1	1	1	0	1	0	7	Α	0.8550
0	1	1	1	1	0	1	1	7	В	0.8600
0	1	1	1	1	1	0	0	7	С	0.8650
01		11		11		01		7	D	0.8700
01		11		11		10		7	Ε	0.8750
0	1	1	1	1	1	1	1	7	F	0.8800
1	0	0	0	0	0	0	0	8	0	0.8850
1	0	0	0	0	0	0	1	8	1	0.8900
1	0	0	0	0	0	1	0	8	2	0.8950
1	0	0	0	0	0	1	1	8	3	0.9000
1	0	0	0	0	1	0	0	8	4	0.9050
10		00		01		01		8	5	0.9100
10		00		01		10		8	6	0.9150
1	0	0	0	0	1	1	1	8	7	0.9200
1	0	0	0	1	0	0	0	3	8	0.9250
1	0	0	0	1	0	0	1	8	9	0.9300
1	0	0	0	1	0	1	0	8	Α	0.9350
1	0	0	0	1	0	1	1	8	В	0.9400
1	0	0	0	1	1	0	0	8	С	0.9450
1	0	0	0	1	1	0	1	8	D	0.9500
1	0	0	0	1	1	1	0	8	Ε	0.9550
1	0	0	0	1	1	1	1	8	F	0.9600
1	0	0	1	0	0	0	0	9	0	0.9650
10		01		00		01		9	1	0.9700
10		01		00		10		9	2	0.9750
1	0	0	1	0	0	1	1	9	3	0.9800
1	0	0	1	0	1	0	0	9	4	0.9850
1	0	0	1	0	1	0	1	9	5	0.9900
1	0	0	1	0	1	1	0	9	6	0.9950
10		01		01		11		9	7	1.0000
10		01		10		00		9	8	1.0050
10		01		10		01		9	9	1.0100
10		01		10		10		9	Α	1.0150
10		01		10		11		9	В	1.0200
10		01		11		00		9	С	1.0250
10		01		11		01		9	D	1.0300
10		01		11		10		9	Ε	1.0350
10		01		11		11		9	F	1.0400

TABLE 4. VR12/IMVP7 VID 8-BIT (Continued)

VID <b>7</b>	VID6	VID5	VID4	VID3	VID2	VID1	VIDO	НЕ	X	VOLTAGE
1	0	1	0	0	0	0	0	Α	0	1.0450
1	0	1	0	0	0	0	1	Α	1	1.0500
1	0	1	0	0	0	1	0	Α	2	1.0550
1	0	1	0	0	0	1	1	Α	3	1.0600
1	0	1	0	0	1	0	0	Α	4	1.0650
10		10		01		01		Α	5	1.0700
10		10		01		10		Α	6	1.0750
1	0	1	0	0	1	1	1	Α	7	1.0800
1	0	1	0	1	0	0	0	Α	8	1.0850
1	0	1	0	1	0	0	1	Α	9	1.0900
1	0	1	0	1	0	1	0	Α	Α	1.0950
10		10		10		11		Α	В	1.1000
10		10		11		00		Α	С	1.1050
10		10		11		01		Α	D	1.1100
1	0	1	0	1	1	1	0	Α	Ε	1.1150
10		10		11		11		Α	F	1.1200
10		11		00		00		В	0	1.1250
10		11		00		01		В	1	1.1300
10		11		00		10		В	2	1.1350
10		11		00		11		В	3	1.1400
10		11		01		00		В	4	1.1450
1	0	1	1	0	1	0	1	В	5	1.1500
1	0	1	1	0	1	1	0	В	6	1.1550
10		11		01		11		В	7	1.1600
10		11		10		00		В	8	1.1650
10		11		10		01		В	9	1.1700
10		11		10		10		В	Α	1.1750
10		11		10		11		В	В	1.1800
10		11		11		00		В	С	1.1850
1	0	1	1	1	1	0	1	В	D	1.1900
1	0	1	1	1	1	1	0	В	Ε	1.1950
1	0	1	1	1	1	1	1	В	F	1.2000
1	1	0	0	0	0	0	0	С	0	1.2050
11		00		00		01		С	1	1.2100
11		00		00		10		С	2	1.2150
1	1	0	0	0	0	1	1	С	3	1.2200
1	1	0	0	0	1	0	0	С	4	1.2250
1	1	0	0	0	1	0	1	С	5	1.2300
1	1	0	0	0	1	1	0	С	6	1.2350
11		00		01		11		С	7	1.2400
11		00		10		00		С	8	1.2450

TABLE 4. VR12/IMVP7 VID 8-BIT (Continued)

VID7	VID6	VID5	VID4	VID3	VID2	VID1	VID0	НЕ	X	VOLTAGE
1	1	0	0	10		01		С	9	1.2500
11		00		10		10		С	Α	1.2550
11		00		10		11		С	В	1.2600
11		00		11		00		С	С	1.2650
11		00		11		01		С	D	1.2700
11		00		11		10		С	Ε	1.2750
11		00		11		11		С	F	1.2800
11		01		00		00		D	0	1.2850
11		01		00		01		D	1	1.2900
11		01		00		10		D	2	1.2950
11		01		00		11		D	3	1.3000
11		01		01		00		D	4	1.3050
11		01		01		01		D	5	1.3100
11		01		01		10		D	6	1.3150
11		01		01		11		D	7	1.3200
11		01		10		00		D	8	1.3250
11		01		10		01		D	9	1.3300
11		01		10		10		D	Α	1.3350
11		01		10		11		D	В	1.3400
11		01		11		00		D	С	1.3450
11		01		11		01		D	D	1.3500
11		01		11		10		D	Ε	1.3550
11		01		11		11		D	F	1.3600
11		10		00		00		Е	0	1.3650
11		10		00		01		Ε	1	1.3700
11		10		00		10		Ε	2	1.3750
11		10		00		11		E	3	1.3800
11		10		01		00		Ε	4	1.3850
11		10		01		01		Е	5	1.3900
11		10		01		10		E	6	1.3950
11		10		01		11		Ε	7	1.4000
11		10		10		00		Ε	8	1.4050
11		10		10		01		Ε	9	1.4100
11		10		10		10		Ε	Α	1.4150
11		10		10		11		Ε	В	1.4200
11		10		11		00		E	С	1.4250
11		10		11		01		Ε	D	1.4300
11		10		11		10		Ε	Ε	1.4350
11		10		11		11		Ε	F	1.4400
11		11		00		00		F	0	1.4450
11		11		00		01		F	1	1.4500

TABLE 4. VR12/IMVP7 VID 8-BIT (Continued)

VID <b>7</b>	VID6	VID5	VID4	VID3	VID2	VID1	VID0	HE	X	VOLTAGE
1	1	1	1	0	0	1	0	F	2	1.4550
1	1	1	1	0	0	1	1	F	3	1.4600
1	1	1	1	0	1	0	0	F	4	1.4650
11		11		01		01		F	5	1.4700
11		11		01		1	0	F	6	1.4750
1	1	1	1	0	1	1	1	F	7	1.4800
1	1	1	1	1	0	0	0	F	8	1.4850
1	1	1	1	1	0	0	1	F	9	1.4900
1	1	1	1	1	0	1	0	F	Α	1.4950
1	1	1	1	1	0	1	1	F	В	1.5000
1	1	1	1	1	1	0	0	F	С	1.5050
11		11		11		01		F	D	1.5100
11		11		11		10		F	Ε	1.5150
1	1	1	1	1	1	1	1	F	F	1.5200

#### TABLE 5. VR12/IMVP7 635mV OFFSET 8-BIT

OFS7	OFS6	0FS5	0FS4	OFS3	0FS2	OFS1	OFS0	н	ΞX	VOLTAGE (mV)
00		00		000			0	0	0	0
00		00		000			1	0	1	5
00		00		001			0	0	2	10
00		00		001			1	0	3	15
00		00		010			0	0	4	20
00		00		010			1	0	5	25
00		00		011			0	0	6	30
00		00		011			1	0	7	35
00		00		100			0	0	8	40
00		00		100			1	0	9	45
00		00		101			0	0	Α	50
00		00		101			1	0	В	55
00		00		110			0	0	С	60
00		00		110			1	0	D	65
00		00		111			0	0	Ε	70
00		00		111			1	0	F	75
00		01		000			0	1	0	80
00		01		000			1	1	1	85
00		01		001			0	1	2	90
00		01		001			1	1	3	95
00		01		010			0	1	4	100
00		01		010			1	1	5	105
00		01		011			0	1	6	110

TABLE 5. VR12/IMVP7 635mV OFFSET 8-BIT (Continued)

OFS7	OFS6	0FS5	OFS4	OFS3	0FS2	OFS1	OFS0	н	EX	VOLTAGE (mV)
0	0	0	1	0	1	1	1	1	7	115
0	0	0	1	1	0	0	0	1	8	120
00		011			00		1	1	9	125
00		011			0	1	0	1	Α	130
00		011			01		1	1	В	135
00		011			10		0	1	С	140
00		011			10		1	1	D	145
00		011			11		0	1	Ε	150
00		011			11		1	1	F	155
00		100			00		0	2	0	160
00		100			00		1	2	1	165
00		100			01		0	2	2	170
00		100			01		1	2	3	175
00		100			10		0	2	4	180
00		100			10		1	2	5	185
00		100			11		0	2	6	190
00		100			11		1	2	7	195
00		101			00		0	2	8	200
00		101			00		1	2	9	205
00		101			01		0	2	Α	210
00		101			01		1	2	В	215
00		101			10		0	2	С	220
00		101			10		1	2	D	225
00		101			11		0	2	Ε	230
00		101			11		1	2	F	235
00		110			00		0	3	0	240
00		110			00		1	3	1	245
00		110			01		0	3	2	250
00		110			01		1	3	3	255
00		110			10		0	3	4	260
00		110			10		1	3	5	265
00		110			11		0	3	6	270
00		110			11		1	3	7	275
00		111			00		0	3	8	280
00		111			00		1	3	9	285
00		111			01		0	3	Α	290
00		111			01		1	3	В	295
00		111			10		0	3	С	300
00		111			10		1	3	D	305

#### TABLE 5. VR12/IMVP7 635mV OFFSET 8-BIT (Continued)

#### **VOLTAGE** OFS7 OFS6 OFS5 OFS4 OFS3 OFS2 OFS1 OFS0 HEX (mV) 3 E F 4 8 Α В С D Ε F 5 3 5 5 5 6 Α В С D Ε F

#### TABLE 5. VR12/IMVP7 635mV OFFSET 8-BIT (Continued)

										VOLTAGE
OFS7	OFS6	OFS5	OFS4	OFS3	0FS2	OFS1	OFS0	н	EX	(mV)
0	1	1	0	0	1	0	1	6	5	505
0	1	1	0	0	1	1	0	6	6	510
0	1	1	0	0	1	1	1	6	7	<b>51</b> 5
0	1	1	0	1	0	0	0	6	8	520
0	1	1	0	1	0	0	1	6	9	525
0	1	1	0	1	0	1	0	6	Α	530
0	1	1	0	1	0	1	1	6	В	535
0	1	1	0	1	1	0	0	6	С	540
0	1	1	0	1	1	0	1	6	D	545
0	1	1	0	1	1	1	0	6	Ε	550
0	1	1	0	1	1	1	1	6	F	555
0	1	1	1	0	0	0	0	7	0	560
0	1	1	1	0	0	0	1	7	1	565
0	1	1	1	0	0	1	0	7	2	570
0	1	1	1	0	0	1	1	7	3	575
0	1	1	1	0	1	0	0	7	4	580
0	1	1	1	0	1	0	1	7	5	585
0	1	1	1	0	1	1	0	7	6	590
0	1	1	1	0	1	1	1	7	7	595
0	1	1	1	1	0	0	0	7	8	600
0	1	1	1	1	0	0	1	7	9	605
0	1	1	1	1	0	1	0	7	Α	610
0	1	1	1	1	0	1	1	7	В	615
0	1	1	1	1	1	0	0	7	С	620
0	1	1	1	1	1	0	1	7	D	625
0	1	1	1	1	1	1	0	7	Ε	630
0	1	1	1	1	1	1	1	7	F	635
1	0	0	0	0	0	0	0	8	0	-640
1	0	0	0	0	0	0	1	8	1	-635
1	0	0	0	0	0	1	0	8	2	-630
1	0	0	0	0	0	1	1	8	3	-625
1	0	0	0	0	1	0	0	8	4	-620
1	0	0	0	0	1	0	1	8	5	-615
1	0	0	0	0	1	1	0	8	6	-610
1	0	0	0	0	1	1	1	8	7	-605
1	0	0	0	1	0	0	0	3	8	-600
1	0	0	0	1	0	0	1	8	9	-595
1	0	0	0	1	0	1	0	8	Α	-590
1	0	0	0	1	0	1	1	8	В	-585
						l	l			

#### TABLE 5. VR12/IMVP7 635mV OFFSET 8-BIT (Continued)

#### **VOLTAGE** OFS7 OFS6 OFS5 OFS4 OFS3 OFS2 OFS1 OFS0 HEX (mV) С -580 D -575 Ε -570 F -565 -560 -555 -550 -545 -540 -535 -530 -525 -520 -515 Α -510 В -505 С -500 D -495 Ε -490 F -485 Α -480 Α -475 Α -470 -465 Α Α -460 Α -455 Α -450 Α -445 -440 Α Α -435 Α Α -430 Α В -425 С Α -420 Α D -415 Ε Α -410 F Α -405 В -400 В -395 В -390

#### TABLE 5. VR12/IMVP7 635mV OFFSET 8-BIT (Continued)

	IABLE		,				· · ·	(Contin		
OFS7	OFS6	OFS5	0FS4	OFS3	0FS2	OFS1	OFS0	HE	ΞX	VOLTAGE (mV)
1	0	1	1	0	0	1	1	В	3	-385
1	0	1	1	0	1	0	0	В	4	-380
1	0	1	1	0	1	0	1	В	5	-375
1	0	1	1	0	1	1	0	В	6	-370
1	0	1	1	0	1	1	1	В	7	-365
1	0	1	1	1	0	0	0	В	8	-360
1	0	1	1	1	0	0	1	В	9	-355
1	0	1	1	1	0	1	0	В	Α	-350
1	0	1	1	1	0	1	1	В	В	-345
1	0	1	1	1	1	0	0	В	С	-340
1	0	1	1	1	1	0	1	В	D	-335
1	0	1	1	1	1	1	0	В	Ε	-330
1	0	1	1	1	1	1	1	В	F	-325
1	1	0	0	0	0	0	0	С	0	-320
1	1	0	0	0	0	0	1	С	1	-315
1	1	0	0	0	0	1	0	С	2	-310
1	1	0	0	0	0	1	1	С	3	-305
1	1	0	0	0	1	0	0	С	4	-300
1	1	0	0	0	1	0	1	С	5	-295
1	1	0	0	0	1	1	0	С	6	-290
1	1	0	0	0	1	1	1	С	7	-285
1	1	0	0	1	0	0	0	С	8	-280
1	1	0	0	1	0	0	1	С	9	-275
1	1	0	0	1	0	1	0	С	Α	-270
1	1	0	0	1	0	1	1	С	В	-265
1	1	0	0	1	1	0	0	С	С	-260
1	1	0	0	1	1	0	1	С	D	-255
1	1	0	0	1	1	1	0	С	Ε	-250
1	1	0	0	1	1	1	1	С	F	-245
1	1	0	1	0	0	0	0	D	0	-240
1	1	0	1	0	0	0	1	D	1	-235
1	1	0	1	0	0	1	0	D	2	-230
1	1	0	1	0	0	1	1	D	3	-225
1	1	0	1	0	1	0	0	D	4	-220
1	1	0	1	0	1	0	1	D	5	-215
1	1	0	1	0	1	1	0	D	6	-210
1	1	0	1	0	1	1	1	D	7	-205
1	1	0	1	1	0	0	0	D	8	-200
1	1	0	1	1	0	0	1	D	9	-195

TABLE 5. VR12/IMVP7 635mV OFFSET 8-BIT (Continued)

OFS7	OFS6	0FS5	0FS4	0FS3	0FS2	0FS1	OFS0	н	ΞX	VOLTAGE (mV)
1	1	01		101			0	D	Α	-190
1	1	0	1	1	0	1	1	D	В	-185
11		01		110			0	D	С	-180
11		01		110			1	D	D	-175
11		01		111			0	D	Ε	-170
11		01		111			1	D	F	-165
11		10		000			0	Е	0	-160
11		10		000			1	Ε	1	-155
11		10		001			0	Е	2	-150
11		10		001			1	Е	3	-145
11		10		010			0	Ε	4	-140
11		10		010			1	Ε	5	-135
11		10		011			0	Е	6	-130
11		10		011			1	Е	7	-125
11		10		100			0	Е	8	-120
11		10		100			1	Ε	9	-115
11		10		101			0	Ε	Α	-110
11		10		101			1	Ε	В	-105
11		10		110			0	Е	С	-100
11		10		110			1	Е	D	-95
11		10		111			0	Е	Ε	-90
11		10		111			1	Ε	F	-85
11		11		000			0	F	0	-80
11		11		000			1	F	1	-75
11		11		001			0	F	2	-70
11		11		001			1	F	3	-65
11		11		010			0	F	4	-60
11		11		010			1	F	5	-55
11		11		011			0	F	6	-50
11		11		011			1	F	7	-45
11		11		100			0	F	8	-40
11		11		100			1	F	9	-35
11		11		101			0	F	Α	-30
11		11		101			1	F	В	-25
11		11		110			0	F	С	-20
11		11		110			1	F	D	-15
11		11		111			0	F	Ε	-10
11		11		111			1	F	F	-5

#### **Load-Line Regulation**

Some microprocessor manufacturers require a precisely controlled output resistance. This dependence of output voltage on load current is often termed "droop" or "load line" regulation. By adding a well controlled output impedance, the output voltage can effectively be level shifted in a direction, which works to achieve the load-line regulation required by these manufacturers.

In other cases, the designer may determine that a more costeffective solution can be achieved by adding droop. Droop can help to reduce the output-voltage spike that results from fast load-current demand changes.

The magnitude of the spike is dictated by the ESR and ESL of the output capacitors selected. By positioning the no-load voltage level near the upper specification limit, a larger negative spike can be sustained without crossing the lower limit. By adding a well controlled output impedance, the output voltage under load can effectively be level shifted down so that a larger positive spike can be sustained without crossing the upper specification limit.

As shown in Figure 14, a current proportional to the average current of all active channels,  $I_{AVG}$ , flows from FB through a load-line regulation resistor  $R_{FB}$ . The resulting voltage drop across  $R_{FB}$  is proportional to the output current, effectively creating an output voltage droop with a steady-state value defined, as shown in Equation 13:

$$V_{DROOP} = I_{AVG} \cdot R_{FB}$$
 (EQ. 13)

The regulated output voltage is reduced by the droop voltage V<sub>DROOP</sub>. The output voltage as a function of load current is derived by combining Equation 13 with the appropriate sample current expression defined by the current sense method employed, as shown in Equation 14:

$$V_{OUT} = V_{REF} - \left(\frac{I_{LOAD}}{N} \frac{R_X}{R_{ISFN}} R_{FB}\right)$$
 (EQ. 14)

where  $V_{REF}$  is the reference voltage (DAC),  $I_{LOAD}$  is the total output current of the converter,  $R_{ISEN}$  is the sense resistor connected to the ISEN+ pin, and  $R_{FB}$  is the feedback resistor, N is the active channel number, and  $R_X$  is the DCR, or  $R_{SENSE}$  depending on the sensing method.

Therefore, the equivalent loadline impedance, i.e. Droop impedance, is equal to Equation 15:

$$R_{LL} = \frac{R_{FB}}{N} \frac{R_{X}}{R_{ISEN}}$$
 (EQ. 15)

The major regulation error comes from the current sensing elements. To improve load-line regulation accuracy, a tight DCR tolerance of inductor or a precision sensing resistor should be considered.

#### **Output-Voltage Offset Programming**

The output voltage can be margined in  $\pm 5$ mV steps between -640mV and 635mV, as shown in Table 5, via SVID set OFFSET command (33h). The minimum offset step is  $\pm 5$ mV. For a finer than 5mV offset, a large ratio resistor divider can be placed on

the FB pin between the output and GND for positive offset or VCC for negative offset.

#### **Dynamic VID**

Modern microprocessors need to make changes to their voltage as part of normal operation. They direct the core-voltage regulator to do this by making changes to the VID during regulator operation. The power management solution is required to monitor the DAC and respond to on-the-fly VID changes in a controlled manner. Supervising the safe output voltage transition within the DAC range of the processor without discontinuity or disruption is a necessary function of the core-voltage regulator.

Three different slew rates can be selected during Dynamic VID (DVID) transition for VR0, but during VR0 soft-start, the setVID SLOW rate is defaulted. FDVID has no impact on VR1 rail, which can be  $10\text{mV}/\mu\text{s}$  minimum rate for setVID Fast,  $2.5\text{mV}/\mu\text{s}$  minimum rate for setVID Slow.

	FDVID	SetVID FAST (Minimum Rate)	SetVID SLOW (Minimum Rate)
VR0	0	10mV/μs	2.5mV/μs
	1	20mV/μs	5.0mV/μs
VR1	DON'T CARE	10mV/μs	2.5mV/μs

TABLE 6. SLEW RATE OPTIONS

During dynamic VID transition and VID step up, the overcurrent trip point increases by 140% to avoid falsely triggering OCP circuits, while the overvoltage trip point will follow the DAC+179mV level. If the dynamic VID occurs at PSI1/2/3/Decay (lower power state) asserted, the system should exit to PSI0 (full power state) and complete the transition, and will not resume the lowe power state operation unless the low power mode command is asserted again.

In addition to ramping down the output voltage with a controlled rate as previously described, both VRO and VR1 can be programmed into decay mode via SVID's setDecay command. Whenever the Decay command is received, the VR will enter PSI2 mode. The VR will be in single-phase operation. If the DE register is selected to be "Enable", the VR will operate in diode emulation mode and drop to the target voltage at a decay rate determined by the load impedance and output capacitive bank. The decay rate will be limited to  $2.5 \text{mV}/\mu\text{s}$  rate setting. If the "DE" register is selected to be "Disable", then VR will drop at  $2.5 \text{mV}/\mu\text{s}$  rate setting.

# **Operation Initialization**

Prior to converter initialization, proper conditions must exist on the enable inputs and VCC. When the conditions are met, the controller begins soft-start. Once the output voltage is within the proper window of operation, VR\_RDY asserts logic high.

#### **Enable and Disable**

While in shutdown mode, the PWM outputs are held in a high-impedance state (or pulled to 40% of VCC) to assure the drivers remain off. The following input conditions must be met before the ISL6366 is released from shutdown mode.

- 1. The bias voltage applied at VCC must reach the internal power-on reset (POR) rising threshold. Once this threshold is reached, proper operation of all aspects of the ISL6366 is guaranteed. Hysteresis between the rising and falling thresholds assure that once enabled, ISL6366 will not inadvertently turn off unless the bias voltage drops substantially (see "Electrical Specifications" table beginning on page 8).
- 2. The ISL6366 features an enable input (EN\_PWR) for power sequencing between the controller bias voltage and another voltage rail. The enable comparator holds the ISL6366 in shutdown until the voltage at EN\_PWR rises above 0.85V. The enable comparator has about 100mV of hysteresis to prevent bounce. It is important that the drivers reach their POR level before the ISL6366 becomes enabled. The schematic in Figure 15 demonstrates sequencing the ISL6366 with the ISL66xx family of Intersil MOSFET drivers.
- The voltage on EN\_VTT must be higher than 0.85V to enable the controller. This pin is typically connected to the output of VTT VR.




FIGURE 15. POWER SEQUENCING USING THRESHOLD-SENSITIVE ENABLE (EN) FUNCTION

When all conditions previously mentioned are satisfied, ISL6366 begins the soft-start and ramps the output voltage to the Boot Voltage set by hard-wired "BT" and "BTS" registers or first setVID command if boot voltage set to zero volts. After remaining at boot voltage for some time, ISL6366 reads the VID code via SVID bus. If the VID code is valid, ISL6366 will regulate the output to the final VID setting. If the VID code is "OFF" code, ISL6366 will remain shut down.

#### **Soft-Start**

ISL6366 based VR has4 periods during soft-start, as shown in Figure 16. After VCC, EN\_VTT and EN\_PWR reach their POR/enable thresholds,the controller will have a fixed delay period tp1. After this delay period, the VR will begin first soft-start ramp until the output

voltage reaches  $V_{BOOT}$  voltage at a fixed slew rate, quarter of setVID FAST rate as in Table 6. Then, the controller will regulate the VR voltage at  $V_{BOOT}$  for another period  $t_{D3}$  until SVID sends a new VID command. If the VID code is valid, ISL6366 will initiate the second soft-start ramp at a slew rate, set by SetDVID FAST or SLOW command in Table 6, until the voltage reaches the new VID voltage.

The soft-start time is the sum of the 4 periods, as shown in Equation 16.

$$t_{SS} = t_{D1} + t_{D2} + t_{D3} + t_{D4}$$
 (EQ. 16)

 $t_{D1}$  is a fixed delay with the typical value as 4.6ms.  $t_{D3}$  is determined by the time to obtain a valid new VID voltage from SVID bus. If the VID is valid before the output reaches theboot voltage, the output will turnaround to respond to the new VID code.

During  $t_{D2}$  and  $t_{D4}$ , ISL6366 digitally controls the DAC voltage change at 5mV per step. The soft-start ramp time  $t_{D2}$  and  $t_{D4}$  can be calculated based on Equations 17 and 18:

$$t_{D2} = \frac{V_{BOOT}}{\text{SetV ID S LOW RATE}} (\mu s)$$
 (EQ. 17)

$$t_{D4} = \frac{V_{VID} - V_{B00T}}{SetVID RATF}(\mu s)$$
 (EQ. 18)

For example, when the V $_{BOOT}$  is set at 1.1V and setVID rate is set at 10mV/ $\mu$ s, the first soft-start ramp time  $t_{D2}$  will be around 440 $\mu$ s and the second soft-start ramp time  $t_{D4}$  will be at maximum of 40 $\mu$ s if an setVID command for 1.5V is received after  $t_{D3}$ . However, if  $t_{DOOT}$  is set at 0V, the first setVID command is for 1.5V, then  $t_{D2}$  will be around 150 $\mu$ s. Note that the initial 0 to 250mV DAC is typically at a slower rate to minimize the inrush current, the response time could be dictated by the compensation network and the output filter.




FIGURE 16. SOFT-START WAVEFORMS

# **Current Sense Output**

The current flowing out of the IMON pin is equal to the sensed average current inside ISL6366. In typical applications, a resistor is placed from the IMON pin to GND to generate a voltage, which is proportional to the load current and the resistor value, as shown in Equation 19:

$$V_{IMON} = \frac{R_{IMON}}{N} \frac{R_X}{R_{ISEN}} I_{LOAD}$$
 (EQ. 19)

where  $V_{IMON}$  is the voltage at the IMON pin,  $R_{IMON}$  is the resistor between the IMON pin and GND,  $I_{LOAD}$  is the total output current of the converter,  $R_{ISEN}$  is the sense resistor connected to the ISEN+ pin, N is the active channel number, and  $R_X$  is the DC resistance of the current sense element, either the DCR of the inductor or  $R_{SENSE}$  depending on the sensing method.

The resistor from the IMON pin to GND should be chosen to ensure that the voltage at the IMON pin is typically 900mV at the maximum load current, typically corresponding to  $I_{CCMAX}$  register. The IMON voltage is linearly digitized every 132µs and stored in the IOUT register (15h). When the IMON voltage reaches 900mV or beyond, the digitized IOUT will be FFh and the Alert pin is pulled low to alarm the CPU. If the desired maximum load current alert is not the exact  $I_{CCMAX}$  value, the IMON resistor can be scaled accordingly to make sure that it reaches 900mV at the desired maximum output load.I

$$R_{IMON} = \frac{0.9 \text{V R}_{ISEN}}{R_{\chi}} \frac{N}{I_{DES\,IRED\_MAX}}$$
(EQ. 20)

A small capacitor can be placed between the IMON pin and GND to reduce the noise impact and do the average. The typical time constant is 1ms for VR12 applications. If this pin is not used, tie it to GND.

In addition, if the IMON pin voltage is higher than 1.12V, overcurrent shutdown will be triggered, as described in "Overcurrent Protection" on page 29.

# **Fault Monitoring and Protection**

The ISL6366 actively monitors output voltage and current to detect fault conditions. Fault monitors trigger protective measures to prevent damage to a microprocessor load. One common powergood indicator is provided for linking to external system monitors. The schematic in Figure 17 outlines the interaction between the fault monitors and the VR\_RDY signal.

#### VR\_Ready Signal

The VR\_RDY pin is an open-drain logic output which indicates that the soft-start period is complete and the output voltage is within the regulated range. VR\_RDY is pulled low during shutdown and releases high after a successful soft-start. VR\_RDY will be pulled low when an fault (OCP or OVP) condition is detected, or the controller is disabled by a reset from EN\_PWR, EN\_VTT, POR, or VID OFF-code. If the Multi\_VR\_config register is set to 01h, then the VR\_Ready line will stay high when receiving a 00h VID code after the first soft-start. The VR\_RDYS behaves the same as VR\_RDY, and both are independent from each other. However, the defaulted Multi\_VR\_config is 00h for VRO and 01h for VR1.

#### **Overvoltage Protection**

Regardless of the VR being enabled or not, the ISL6366 overvoltage protection (OVP) circuit will be active after its POR. The OVP thresholds are different under different operation conditions. When VR is not enabled and during the soft-start intervals  $t_{D1}$ , the OVP threshold is 2.3V. Once the VR output voltage reaches above the DAC, fires the first PWM and completes the soft-start, the OVP trip point will change to a tacking level of DAC+179mV.

Two actions are taken by ISL6366 to protect the microprocessor load when an overvoltage condition occurs.

At the inception of an overvoltage event, all PWM outputs are commanded low instantly. This causes the Intersil drivers to turn on the lower MOSFETs and pull the output voltage below a level to avoid damaging the load. When the output voltage falls below the DAC plus 107mV, PWM signals enter a high-impedance state. The Intersil drivers respond to the high-impedance input by turning off both upper and lower MOSFETs. If the overvoltage condition reoccurs, ISL6366 will again command the lower MOSFETs to turn on. ISL6366 will continue to protect the load in this fashion as long as the overvoltage condition occurs.

Once an overvoltage condition is detected, the respective VR# ceases the normal PWM operation and pulls its VR\_Ready low until ISL6366 is reset. Cycling the voltage VCC below the POR-falling threshold will reset the controller. Cycling the EN\_VTT, or EN\_PWR will also reset the controller.




FIGURE 17. VR\_RDY AND PROTECTION CIRCUITRY

#### **Overcurrent Protection**

ISL6366 has two levels of overcurrent protection. Each phase is protected from a sustained overcurrent condition by limiting its peak current, while the combined phase currents are protected on an instantaneous basis.

For the individual channel overcurrent protection, ISL6366 continuously compares the sensed peak current (~50ns filter) signal of each channel with the 140 $\mu$ A reference current. If one channel current exceeds the reference current, ISL6366 will pull PWM signal of this channel to low for the rest of the switching cycle. This PWM signal can be turned on next cycle if the sensed channel current is less than the 140 $\mu$ A reference current. The peak current limit of individual channel will only use for cycle-bycycle current limiting and will not trigger the converter to shutdown.

In instantaneous protection mode, ISL6366 utilizes the sensed average current  $I_{AVG}$  to detect an overcurrent condition. See "Current Sensing" on page 17 for more details on how the

average current is measured. The average current is continually compared with a constant 100µA reference current, as shown in Figure 17. Once the average current exceeds the reference current, a comparator triggers the converter to shutdown. In addition, the current out of the IMON pin is equal to the sensed average current Lavg. With a resistor from IMON to GND, the voltage at IMON will be proportional to the sensed average current and the resistor value. The ISL6366 continuously monitors the voltage at the IMON pin. If the voltage at the IMON pin is higher than 1.12V, a precision comparator triggers the overcurrent shutdown. Since the internal current comparator has wider tolerance than the voltage comparator, the IMON voltage comparator is the preferred one for OCP trip. Hence, the resistor between IMON and GND can be scaled such that the overcurrent protection threshold is tripping lower than 100µA. For example, the overcurrent threshold for the sensed average current IAVG can be set to  $95\mu A$  by using a 11.8k $\Omega$  resistor from IMON to GND. Thus, the internal 100µA comparator might only be triggered at its lower corner. However, IMON OCP tripshould NOT be too far away from 140µA, which is used for cycle-by-cycle protection and inductor saturation.




FIGURE 18. OVERCURRENT BEHAVIOR IN HICCUP MODE. F<sub>SW</sub> = 500kHz

At the beginning of overcurrent shutdown, the controller places all PWM signals in ahigh-impedancestate, commandingthe Intersil MOSFET driver ICs to turn off both upper and lower MOSFETs. The system remains in thisstate a period of 8ms. If the controller is still enabled at the end of this wait period, it will attempt a soft-start. If the fault remains, the trip-retry cycles will continue indefinitely (as shown in Figure 18) until ether controller is disabled or the fault is cleared. Note that the energy delivered during trip-retry cycling is much less than during full-load operation, sothere is no thermal hazard during this kind of operation.

#### Thermal Monitoring (VR\_HOT#)

VR\_HOT# indicates the temperature status of the voltage regulator. VR\_HOT# is an open-drain output, and an external pull-up resistor is required. This signal is valid only after the controller is enabled.

The VR\_HOT# signal can be used to inform the system that the temperature of the voltage regulator is too high and the CPU should reduce its power consumption. The VR\_HOT# signal may be tied to the CPU's PROC\_HOT signal.




FIGURE 19. BLOCK DIAGRAM OF THERMAL MONITORING FUNCTION

The diagram of thermal monitoring function block is shown in Figure 19. One NTC resistor should be placed close to the respective power stage of the voltage regulator VRO and VR1 to sense the operational temperature, and one pull-up resistor is needed to form the voltage divider for the TM pin. As the temperature of the power stage increases, the resistance of the NTC will reduce, resulting in the reduced voltage at the TM pin. Figure 20 shows the TM voltage over the temperature for a typical design with a recommended  $6.8k\Omega$ NTC (P/N: NTHS0805N02N6801 from Vishay,  $\beta$  = 3477) and 1k $\Omega$ resistor R<sub>TM</sub>. It is recommended to use those resistors for the accurate temperature compensation since the internal thermal digital code is developed based upon these two components. If a different value is used, the temperature coefficient must be close to 3477 and R<sub>TM</sub> must be scaled accordingly. For instance, say NTC = 10k $\Omega$  ( $\beta$  = 3477), then R<sub>TM</sub> should be 10k $\Omega$ /6.8k $\Omega$ \*1k $\Omega$  =  $1.47k\Omega$ .

There is a comparator with hysteresis to compare the TM pin voltage to the threshold set by the TMAX register for VR\_HOT# signal. With TMAX set at +100 °C, the VR\_HOT# signal is pulled to GND when either TM or TMS voltage is lower than 39.12% of VCC voltage, and is open when both TM and TMS voltages increase to above 40.98% of VCC voltage. The comparator trip point will be programmable by TMAX values. Figure 20 shows the operation of those signals.




FIGURE 20. THE RATIO OF TM VOLTAGE TO NTC TEMPERATURE WITH RECOMMENDED PARTS




FIGURE 21. VR\_HOT# SIGNAL (TMAX = 100°C) vs TM VOLTAGE

Based on the NTC temperature characteristics and the desired threshold of the VR\_HOT# signal, the pull-up resistor  $R_{TM}$  of TM pin is given by Equation 21:

$$R_{TM} = 1.557 x R_{NTC(T2)}$$
 (EQ. 21)

R<sub>NTC(T2)</sub> is the NTC resistance at the VR\_HOT# threshold temperature T2. The VR\_HOT# is de-asserted at temperature T1, as shown in Table 7. Since the NTC directly senses the temperature of the PCB and not the exact temperature of the hottest component on the board due to airflow and varied thermal impedance, therefore, the user should select a lower TMAX number, depending upon the mismatching between NTC and the hottest components, than such component to guarantee a safe operation.

TABLE 7. VR\_HOT# TYPICAL TRIP POINT AND HYSTERESIS

TMAX (°C)	VR_HOT# LOW(°C; T2, %VCC)	VR_HOT# OPEN (°C; T1, %VCC)	HYSTERESIS (°C)
90	88.6; 45.52%	85.9; 47.56%	2.7
95	94.3; 42.26%	91.4; 44.20%	2.9
100	100.0; 39.12%	97.1; 40.98%	2.9
105	106.1; 36.14%	103.0; 37.92%	3.1
110	109.1; 33.32%	106.1; 35.00%	3.0
115	115.5; 30.68%	112.3; 32.24%	3.2
120	118.7; 28.24%	115.5; 29.7%	3.2

# **Temperature Compensation**

The ISL6366 supports inductor DCR sensing, or resistive sensing techniques. The inductor DCR has a positive temperature coefficient, which is about  $+0.385\%/\,^{\circ}$  C. Since the voltage across the inductor is sensed for the output current information, the sensed current has the same positive temperature coefficient as the inductor DCR.

In order to obtain the correct current information, there should be a way to correct the temperature impact on the current sense component. ISL6366 provides two methods: integrated temperature compensation and external temperature compensation.

#### **Integrated Temperature Compensation**

The ISL6366 utilizes the voltage at the TM pin and "TCOMP" register to compensate the temperature impact on the sensed current. The block diagram of this function is shown in Figure 22.




FIGURE 22. BLOCK DIAGRAM OF INTEGRATED TEMPERATURE COMPENS ATION

When the NTC is placed close to the current sense component (inductor), the temperature of the NTC will track the temperature of the current sense component. Therefore, the TM voltage can be utilized to obtain the temperature of the current sense component. Since the NTC could pick up noise from phase node, a  $0.1\mu F$  ceramic decoupling capacitor is recommended on the TM pin in close proximity to the controller.

Based on the VCC voltage, the ISL6366 converts the TM pin voltage to a 6-bit TM digital signal for temperature compensation. With the non-linear A/D converter of ISL6366, the TM digital signal is linearly proportional to the NTC temperature. For accurate temperature compensation, the ratio of the TM voltage to the NTC temperature of the practical design should be similar to that in Figure 20.




FIGURE 23. RECOMMENDED PLACEMENT OF NTC

Since the NTC attaches to the PCB, but not directly to the current sensing component, it inherits high thermal impedance between the NTC and the current sensing element. The "TCOMP" register values can be utilized to correct the temperature difference between NTC and the current sense component. As shown in Figure 23, the NTC should be placed in proximity to the PSI

channel and the output rail; DON'T place it close to the MOSFET side, which generates much more heat.

ISL6366 multiplexes the "TCOMP" value with the TM digital signal to obtain the adjustment gain to compensate the temperature impact on the sensed channel current. The compensated channel current signal is used for droop and overcurrent protection functions.

TABLE 8. "TCOMP" AND "TCOMPS" VALUES

TCOMP/TCOMPS (°C)	TCOMP/TCOMPS (°C)
13	29.7
16	32.4
18.9	35.1
21.6	37.8
24.3	40.5
27	43.2
	OFF

When a different NTC type or different voltage divider is used for the TM function, the TCOMP voltage can also be used to compensate for the difference between the recommended TM voltage curve in Figure 20 and that of the actual design. If the same type NTC ( $\beta$  = 3477) but different value is used, the pull-up resistor needs to be scaled, as shown in Equation 22:

$$R_{TM} = \frac{1k\Omega \cdot R_{NTC\_NEW}}{6.8k\Omega}$$
 (EQ. 22)

#### **Design Procedure**

- Properly choose the voltage divider for the TM pin to match the TM voltage vs temperature curve with the recommended curve in Figure 20.
- Run the actual board under the full load and the desired cooling condition.
- After the board reaches the thermal steady state, record the temperature (T<sub>CSC</sub>) of the current sense component (inductor or MOSFET) and the voltage at TM and VCC pins.
- 4. Use Equation 23 to calculate the resistance of the NTC, and find out the corresponding NTC temperature  $T_{NTC}$  from the NTC datasheet or using Equation 24, where  $\beta$  is equal to 3477 for recommended NTC.

$$R_{NTC}(T_{NTC}) = \frac{V_{TM}^{xR}T_{M}}{V_{CC} - V_{TM}}$$
 (EQ. 23)

$$T_{NTC} = \frac{\beta}{\ln\left(\frac{RTM}{R_{NTC}(J_{NTC})} + \frac{\beta}{298.15}\right)} - 273.15$$
 (EQ. 24)

 In Intersil designed worksheet, choose a number close to the result as in Equation 25 in the "TCOMP" cell to calculate the needed resistor network for the register "TCOMP" pin. (Note: for worksheet, please contact Intersil Application support at www.intersil.com/design/).

$$T_{COMP} = T_{CSC} - T_{NTC}$$
 (EQ. 25)

- Run the actual board under full load again with the proper resistors connected to the "TCOMP" pin.
- 7. Record the output voltage as V1 immediately after the output voltage is stable with the full load. Record the output voltage as V2 after the VR reaches the thermal steady state.
- If the output voltage increases over 2mV as the temperature increases, i.e. V2 - V1 > 2mV, reduce "TCOMP" value; if the output voltage decreases over 2mV as the temperature increases, i.e. V1 - V2 > 2mV, increase "TCOMP" values.

#### **External Temperature Compensation**

When the "OFF" code of TCOMP is selected, then the internal current source is not thermally compensated, i.e, the integrated temperature compensation function is disabled. However, one external temperature compensation network, shown in Figure 24, can be used to cancel the temperature impact on the droop (i.e., load line).




FIGURE 24. EXTERNAL TEMPERATURE COMPENS ATION FOR LOAD LINE

The sensed current will flow out of the FB pin and develop a droop voltage across the resistor equivalent ( $R_{FB}$ ) between the FB pin and VOUT sensing node. If  $R_{FB}$  resistance reduces as the temperature increases, the temperature impact on the doop can be compensated. An NTC resistor can be placed close to the power stage and used to form  $R_{FB}$ . Due to the nonlinear temperature characteristics of the NTC, a resistor network is needed to make the equivalent resistance between the FB pin and VOUT sensing node inversely proportional to the temperature.

This external temperature compensation network can only compensate the temperature impact on the droop, while it has no impact to the sensed current inside ISL6366. Therefore, this network cannot compensate for the temperature impact on the overcurrent protection function. In addition, NTC could pick up phase switching noise and easily inject into the loop. This method is typically not recommended

Furthermore, the NTC can be placed with L/DCR matching network to thermally compensate the sensed current, or with IMON network to thermally compensate the IMON voltage (typically need to set internal overcurrent trip higher than IMON OCP trip), as shown in Figures 25 and 26, respectively. These methods are typically applicable to both VRO and VR1 for non-droop applications.




FIGURE 25. NTC WITH L/DCR MATCHING NETWORK FOR THERMAL COMPESNATION




FIGURE 26. NTC WITH IMON NETWORK FOR THERMAL COMPENATION

# Hard-wired Registers (Patent Pending)

To set registers for VR12/IMVP7 applications using lowest pincount package and with lowest overall cost, Intersil has developed a high resolution ADC using a patented technique with simple 1%, 100ppm/k or better temperature coefficient resistor divider, as shown in Figure 27. The same type of resistors are preferred so that it has similar change over temperature. In addition, the divider is comparing to the internal divider off VCC and GND nodes and therefore must refer to VCC and GND pins, not through any RC decoupling network.




FIGURE 27. SIMPLIFIED RESISTOR DIVIDER ADC

There are total of four register pins to program the system parameters: Address OFFSET, setVID fast slew rate, boot voltage, I<sub>CCMAX</sub>, diode emulation option, number of phase operation at low power mode, and temperature compensation, as summarized in Table 9. Prior to the soft-start, the system parameters are stored in the SVID data registers of OC, OD, OE, and OF, respectively, as shown in Table 10. They are reset by Enable or VCC POR. In addition, data is available to verify the system setting over a high volume production. A design worksheet to select these pairs of resistors is available for use. Please contact Intersil Application support at <a href="https://www.intersil.com/design/">www.intersil.com/design/</a>.

As an example, Table 11 shows the R<sub>UP</sub> and R<sub>DW</sub> values of each pin for a specific system design; DATA for corresponding registers can be read out via SVID's Get(reg) command. In addition, as shown in Table 12, some tie-high and tie-low options are for easy programming and can also be used to validate the VR operation during In-Circuit Test (ICT). For instance, when the system boot voltage is required at zero Volts, the BT\_XX or BTS\_XX pin can be tied to GND or VCC, prior to Enable, to get a known boot voltage to check VR operation with ICT.

**TABLE 9. SYSTEM PARAMETER DESCRIPTION** 

CODE NAME	DESCRIPTION	RANGE
ADDR	VRO/1 Address offset (VRO and VR1 Are In Operation)	0/1, 2/3 to 6/7
	VR0 Address offset (PWMS = VCC, FSS_DRPS = 1 $M\Omega$ to GND)	0, 2, 4, 6
	VRO Address offset (PWMS=VCC, FSS_DRPS = 1 $M\Omega$ to VCC)	8,A,C
	VR1 Address offset (PWM1 = VCC)	1, 3, 5, 7
ВТ	VR0 Boot Voltages (R <sub>FS_DRP</sub> TIED GND)	0, 0.9, 1.0, 1.1V
	VR0 Boot Voltages (R <sub>FS_DRP</sub> TIED VCC)	0,1.2, 1.35, 1.5V
BTS	VR1 Boot Voltages (R <sub>FSS_DRPS</sub> TIED GND)	0, 0.9, 1.0, 1.1V
	VR1 Boot Voltages (R <sub>FSS_DRPS</sub> TIED VCC)	0, 0.85, 0.925, 1.05V
FDVID	setVID Fast Slew Rate for VRO	10mV/μs, 20mV/μs
DE	Diode Emulation Option of VRO	Enable, or Disable
DES	Diode Emulation Option of VR1	Enable, or Disable
TMAX	Maximum Operating Temperature	+90°C to +120°C (5°C/Step)
IMAX	I <sub>CCMAX</sub> of VR0 (5A/step)	15-165A (1:4-Phase); 105-255A (5:6-Phase)
IMAXS	I <sub>CCMAX</sub> of VR1 (R <sub>FSS_DRPS</sub> TIED GND)	20A, 25A, 30A, 35A
	I <sub>CCMAX</sub> of VR1 (R <sub>FSS_DRPS</sub> TIED VCC)	15A, 20A, 25A, 30A
NPSI	Number of Operational Phases in PSI1/2/3/Decay States	1 or 2-Phase

TABLE 9. SYSTEM PARAMETER DESCRIPTION (Continued)

CODE NAME	DESCRIPTION	RANGE
TCOMP	Mismatching Temperature Compensation between sensing element and NTC for VRO	OFF, +13°C to +43.2°C
TCOMPS	Mismatching Temperature Compensation between sensing element and NTC for VR1	OFF, +13°C to +43.2°C

#### TABLE 10. SYSTEM DATA REGISTER LOCATION

REGISTER PIN NAME	DATA REGISTER CODE
ADDR_IMAXS_TMAX	ос
BTS_DES_TCOMPS	0D
BT_FDVID_TCOMP	0E
NPSI_DE_IMAX	0F

#### **TABLE 11. DESIGN EXAMPLE**

REG				R <sub>UP</sub>	R <sub>DW</sub>	DATA
ОС	ADDR	IMAXS	TMAX			
	0/1	25A	+100°C	<b>29.4k</b> Ω	<b>15k</b> Ω	08h
0D	BTS	DES	TCOMPS			
	0.85V	ENABLED	+29.7°C	<b>255k</b> Ω	<b>140k</b> Ω	COh
0E	ВТ	FDVID	TCOMP			
	1.1V	20mV/µs	+29.7°C	<b>10k</b> Ω	OPEN	DFh
OF	NPSI	DE	IMAX			
	SI1	ENABLED	190A	OPEN	<b>10k</b> Ω	00h

#### TABLE 12. TIE-HIGH AND TIE-LOW OPTIONS

REG				R <sub>UP</sub>	R <sub>DW</sub>	DATA
ос	IMAXS (R <sub>FSS_DRPS</sub> : ADDR GND/VCC)		TMAX			
	0/1	35A/30A	+100°C	<b>10k</b> Ω	OPEN	0h
	0/1	20A/15A	+95°C	OPEN	<b>10k</b> Ω	1Fh
	6/7	35A/30A	+100°C	<b>499k</b> Ω	OPEN	C0h
	6/7	20A/15A	+95°C	OPEN	<b>499k</b> Ω	DFh
0D	BTS (R <sub>FSS_DRPS</sub> : GND/VCC)	DES	TCOMPS			
	1.1V/1.5V	DISABLED	+29.7°C	OPEN	<b>10k</b> Ω	00h
	1.1V/1.5V	ENABLED	+29.7°C	<b>10k</b> Ω	OPEN	1Fh
	0	DISABLED	+29.7°C	OPEN	<b>499k</b> Ω	COh
	0	ENABLED	+29.7°C	<b>499k</b> Ω	OPEN	DFh

TABLE 12. TIE-HIGH AND TIE-LOW OPTIONS (Continued)

REG				R <sub>UP</sub>	R <sub>DW</sub>	DATA
ОС	ADDR	IMAXS (R <sub>FSS_DRPS</sub> : GND/VCC)	TMAX			
OE	BT (R <sub>FS_DR</sub> <b>p:</b> GND/VCC)	FDVID	тсомр			
	1.1V/1.05V	10mV/μs	29.7°C	OPEN	<b>10k</b> Ω	00h
	1.1V/1.05V	20mV/μs	29.7°C	<b>10k</b> Ω	OPEN	1Fh
	0	10mV/μs	29.7°C	OPEN	<b>499k</b> Ω	C0h
	0	20mV/μs	29.7°C	<b>499k</b> Ω	OPEN	DFh
OF	NPSI	DE	IMAX			
	SI1/CI1	ENABLED	190A	OPEN	<b>10k</b> Ω	00h
	SI1/CI1	ENABLED	255A	<b>10k</b> Ω	OPEN	1Fh
	SI2/CI2	DISABLED	190A	OPEN	<b>499k</b> Ω	COh
	SI2/CI2	DISABLED	255A	<b>499k</b> Ω	OPEN	DFh

NOTE: Whenever  $10k\Omega$  is tie-high or tie-low,  $0\Omega$  can be used.

# **Dynamic VID Compensation (DVC)**

During a VID transition, the resulting change in voltage on the FB pin and the COMP pin causes an AC current to flow through the error amplifier compensation components from the FB to the COMP pin. This current then flows through the feedback resistor,  $R_{FB}$ , and can cause the output voltage to overshoot or undershoot at the end of the VID transition. In order to ensure the smooth transition of the output voltage during a VID change, a VID-on-the-fly compensation network is required. This network is composed of a resistor and capacitor in series,  $R_{DVC}$  and  $C_{DVC}$ , between the DVC and the FB pin.

This VID-on-the-fly compensation network works by sourcing AC current into the FB node to offset the effects of the AC current flowing from the FB to the COMP pin during a VID transition. To create this compensation current, the controllers set the voltage on the DVC pin to be 4/3 of the voltage on the DAC. Since the error amplifier forces the voltage on the FB pin and the DAC to be equal, the resulting voltage across the series RC between DVC and FB is equal to the DAC voltage. The RC compensation components,  $R_{\mbox{\scriptsize DVC}}$  and  $C_{\mbox{\scriptsize DVC}}$ , can then be selected to create the desired amount of compensation current.




FIGURE 28. DYNAMIC VID COMPENSATION NETWORK

The amount of compensation current required is dependant on the modulator gain of the system, K1, and the error amplifier R-C components,  $R_{C}$  and  $C_{C}$ , that are in series between the FB and COMP pins. Use Equations 26, 27, and 28 to calculate the RC component values,  $R_{DVC}$  and  $C_{DVC}$ , for the VID-on-the-fly compensation network. For these equations:  $V_{IN}$  is the input voltage for the power train;  $V_{RAMP}$  is the oscillator ramp amplitude as in Equation 3; and  $R_{C}$  and  $C_{C}$  are the error amplifier R-C components between the FB and COMP pins.

$$\mathbf{K1} = \frac{\mathbf{V_{IN}}}{\mathbf{V_{RAMP}}} \tag{EQ. 26}$$

$$R_{DVC} = AR_{C}$$
  $A = \frac{K1}{3K()1-1}$  (EQ. 27)

$$c_{DVC} = \frac{c_C}{A}$$
 (EQ. 28)

During DVID transitions, extra current builds up in the output capacitors due to the C\*dv/dt. The current is sensed by the controller and fed across the feedback resistor creating extra droop (if enabled) and causing the output voltage not properly tracking the DAC voltage. Placing a series R-C to ground from the FB pin can sink this extra DVID induced current.

$$c = \frac{c_{\text{OUT}} \cdot R_{\text{LL}}}{R_{\text{FB}}}$$
 (EQ. 29)

$$R = \frac{C_{OUT} \cdot R_{LL}}{C} \quad R_{FB}$$
 (EQ. 30)

When the output voltage overshoots during DVID, the RDVC-CDVC network can be used to compensate the movement of the error-amplifier compensation network. When the output voltage is lagging from DAC (or SVALERT#) or having a rough-off prior to the final settling of DVID, the R-C network can be used to compensate for the extra droop current generated by the C\*dv/dt. Sometimes, both networks can work together to achieve the best result. In such case, both networks need to be fine tuned in the board level for optimized performance.

### **Disabling Output**

When disabling any output, its respective pins should be tied accordingly as in Table 13. However, when both outputs are fully populated, pulling the respective PWM line to VCC should be sufficient.

TABLE 13. DISABLE OUTPUT CONFIGURATION

DISABLE VR1 OUTPUT			
PIN NAME	PIN CONFIGURATION		
PWMS	vcc		
RNGDS; VSENS; FBS; IMONS; ISENS-; VR_RDYS	GND		
HFCOMPS/DVCS; ISENS+	OPEN		
FSS_DRPS	1M $\Omega$ to GND (for 0, 2, 4, 6 ADDR) or 1M $\Omega$ to VCC for 8, A, C ADDR)		
TMS	Connect To TM pin or a 1/2 ratio Resistor Divider $(1M\Omega/2M\Omega)$ to avoid tripping VR_HOT#; or Use it as a second thermal sensing for VR_HOT#. DON'T tie it to VCC or GND.		
	DISABLE VRO OUTPUT		
PIN NAME	PIN CONFIGURATION		
PWM1	vcc		
RNGD; VSEN; FB; IMON; ISEN[1:4]-; VR_RDY	GND		
HFCOMP; DVC; ISEN[1:6]+	OPEN		
FS_DRP, RSET	1MΩ to GND		
ТМ	Connect To TMS pin or a $1/2$ ratio Resistor Divider $(1M\Omega/2M\Omega)$ to avoid tripping VR_HOT#; or Use it as a second thermal sensing for VR_HOT#. DON'T tie it to VCC or GND.		

# **SVID Operation**

The device is fully compliant with Intel VR12/IMVP7 SVID protocol Rev 1.5, document# of 456098. To ensure proper CPU operation, refer to this document for SVID bus design and layout guidelines; each platform requires different pull-up impedance on the SVID bus, while impedance matching and spacing among DATA, CLK, and ALERT# signals must be followed. Common mistakes are insufficient spacing among signals and improper pull-up impedance. A simple operational instruction of SVID bus with Intel VTT Tool is documented in "VR12 Design and Validation" in Table 15.

# **General Design Guide**

This design guide is intended to provide a high-level explanation of the steps necessary to create a multiphase power converter. It is assumed that the reader is familiar with many of the basic skils and techniques referenced in thefollowing. In addition to this guide, Intersil provides complete reference designs, which include schematics, bills of materials, and example board layouts for common microprocessor applications.

#### **Power Stages**

The first step in designing a multiphase converter is to determine the number of phases. This determination depends heavily upon the cost analysis, which in turn depends on system constraints that differ from one design to the next. Principally, the designer will be concerned with whether components can be mounted on both sides of the circuit board; whether through-hole components are permitted; and the total board space available for power supply circuitry. Generally speaking, the most economical solutions are those in which each phase handles between 15A and 25A. All surface-mount designs will tend toward the lower end of this current range. If through-hole MOSFETs and inductors can be used, higher per-phase currents are possible. In cases where board space is the limiting constraint, current can be pushed as high as 40A per phase, but these designs require heat sinks and forced air to cool the MOSFETs, inductors and heatdissipating surfaces.

#### **MOSFETs**

The choice of MOSFETs depends on the current each MOSFET will be required to conduct; the switching frequency; the capability of the MOSFETs to dissipate heat; and the availability and nature of heat sinking and air flow.

#### **Lower MOSFET Power Calculation**

The calculation for heat dissipated in the lower MOSFET is simple, since virtually all of the heat loss in the lower MOSFET is due to current conducted through the channel resistance ( $r_{DS(ON)}$ ). In Equation 31,  $l_M$  is the maximum continuous output current;  $l_{PP}$  is the peak-to-peak inductor current (see Equation 1 on page 14); d is the duty cycle ( $V_{OUT}/V_{IN}$ ); and L is the perchannel inductance.

$$P_{LOW, 1} = r_{DS(ON)} \left[ \left( \frac{I_M}{N} \right)^2 + \frac{I_{PP}^2}{12} \right] \cdot (1 - d)$$
 (EQ. 31)

An additional term can be added to the lower-MOSFET loss equation to account for additional loss accrued during the dead time when inductor current is flowing through the lower-MOSFET body diode. This term is dependent on the diode forward voltage at  $I_M$ ,  $V_{D(ON)}$ ; the switching frequency,  $F_{SW}$ ; and the length of dead times,  $t_{d1}$  and  $t_{d2}$ , at the beginning and the end of the lower-MOSFET conduction interval respectively.

$$P_{LOW, 2} = V_{D(ON)} F_{SW} \left[ \left( \frac{1}{N} + \frac{1_{PP}}{2} t_{d1} + \left( \frac{1}{N} - \frac{1_{PP}}{2} t_{d2} \right) \right]$$
 (EQ. 32)

Finally, the power loss of output capacitance of the lower MOSFET is approximated in Equation 33:

$$P_{LOW,3} \approx \frac{2}{3} \cdot V_{IN}^{1.5} \quad C_{OSS\_LOW} \cdot \sqrt{V_{DS\_LOW}} \cdot F_{SW}$$
 (EQ. 33)

where  $C_{OSS\_LOW}$  is the output capacitance of lower MOSFET at the test voltage of  $V_{DS\_LOW}$ . Depending on the amount of ringing, the actual power dissipation will be slightly higher than this.

Thus the total maximum power dissipated in each lower MOSFET is approximated by the summation of  $P_{LOW,1}$ ,  $P_{LOW,2}$  and  $P_{LOW,3}$ .

#### **Upper MOSFET Power Calculation**

In addition to  $r_{DS(ON)}$  losses, a large portion of the upper-MOSFET losses are due to currents conducted across the input voltage  $(V_{IN})$  during switching. Since a substantially higher portion of the upper-MOSFET losses are dependent on switching frequency, the power calculation is more complex. Upper MOSFET losses can be divided into separate components involving the upper-MOSFET switching times; the lower-MOSFET body-diode reverse-recovery charge,  $Q_{rr}$ ; and the upper MOSFET  $r_{DS(ON)}$  conduction loss.

When the upper MOSFET turns off, the lower MOSFET does not conduct any portion of the inductor current until the voltage at the phase node falls below ground. Once the lower MOSFET begins conducting, the current in the upper MOSFET falls to zero as the current in the lower MOSFET ramps up to assume the full inductor current. In Equation 34, the required time for this commutation is  $t_1$  and the approximated associated power loss is  $P_{\rm UP} t_1$ .

$$P_{UP,1} \approx V_{IN} \left( \frac{M}{N} + \frac{I_{PP}}{2} \right) \left( \frac{1}{2} F_{SW} \right)$$
 (EQ. 34)

At turn on, the upper MOSFET begins to conduct and this transition occurs over a time  $t_2$ . In Equation 35, the approximate power loss is  $P_{UP,2}$ .

$$P_{UP,2} \approx V_{IN} \left( \frac{M}{N} - \frac{I_{PP}}{2} \right) \frac{1}{2} F_{SW}$$
 (EQ. 35)

A third component involves the lower MOSFETs reverse-recovery charge,  $Q_{rr}$ . Since theinductor current has fully commutated to the upper MOSFET before the lower-MOSFET's body diode can draw all of  $Q_{rr}$ , it is conducted through the upperMOSFET across VIN. The power dissipated as a result is  $P_{UP,3}$  and is approximated in Equation 36:

$$P_{UP,3} = V_{IN} Q_{rr} F_{SW}$$
 (EQ. 36)

The resistive part of the upper MOSFET's is given in Equation 37 as  $P_{UP,4}$ .

$$P_{UP,4} \approx r_{DS,(DN} \left[ \left( \frac{M}{N}^2 + \frac{l_{PP}^2}{12} \right) \cdot d \right]$$
 (EQ. 37)

Equation 38 accounts for some power loss due to the drain-source parasitic inductance ( $L_{DS}$ , including PCB parasitic inductance) of the upper MOSFETs, although it is not the exact:

$$P_{UP,5} \approx L_{DS} \left( \frac{M}{N} + \frac{I_{PP}}{2} \right)^2$$
 (EQ. 38)

Finally, the power loss of output capacitance of the upper MOSFET is approximated in Equation 39:

$$P_{UP,6} \approx \frac{2}{3} \cdot V_{IN}^{1.5} \quad C_{OSS\_UP} \cdot \sqrt{V_{DS\_UP}} \cdot F_{SW} \tag{EQ. 39}$$

where  $C_{OSS\_UP}$  is the output capacitance of lower MOSFET at test voltage of  $V_{DS\_UP}$ . Depending on the amount of ringing, the actual power dissipation will be slightly higher than this.

The total power dissipated by the upper MOSFET at full load can now be approximated as the summation of the results from Equations 34 to 39. Since the power equations depend on MOSFET parameters, choosing the correct MOSFETs can be an iterative process involving repetitive solutions to the loss equations for different MOSFETs and different switching frequencies.

#### **Current Sensing Resistor**

The resistors connected to the ISEN+ pins determine the gains in the load-line regulation loop and the channel-current balance loop as well as setting the overcurrent trip point. Select values for these resistors by using Equation 40:

$$R_{ISEN} = \frac{R_X}{100 \times 10^{-6}} \frac{I_{OCP}}{N}$$
 (EQ. 40)

where  $R_{ISEN}$  is the sense resistor connected to the ISEN+ pin, N is the active channel number,  $R_X$  is the resistance of the current sense element, either the DCR of the inductor or  $R_{SENSE}$  depending on the sensing method, and  $I_{OCP}$  is the desired overcurrent trip point. Typically,  $I_{OCP}$  can be chosen to be 1.2 times the maximum load current of the specific application.

With integrated temperature compensation, the sensed current signal is independent of the operational temperature of the power stage, i.e. the temperature effect on the current sense element  $R_{\chi}$  is cancelled by the integrated temperature compensation function.  $R_{\chi}$  in Equation 40 should be the resistance of the current sense element at the room temperature.

When the integrated temperature compensation function is disabled by selecting "OFF" TCOMP code, the sensed current will be dependent on the operational temperature of the power stage, since the DC resistance of the current sense element may be changed according to the operational temperature.  $R_\chi$  in Equation 40 should be the maximum DC resistance of the current sense element at the all operational temperature.

In certain circumstances, especially for a design with an unsymmetrical layout, it may be necessary to adjust the value of one or more ISEN resistors for VRO. When the components of one or more channels are inhibited from effectively dissipating their heat so that the affected channels run cooler than the average, choose new, larger values of R<sub>ISEN</sub> for the affected phases (see the section entitled "Current Sensing" on page 17). Choose R<sub>ISEN,2</sub> in proportion to the desired increase in temperature rise in order to cause proportionally more current to flow in the cooler phase, as shown in Equation 41:

$$R_{ISEN,2} = R_{ISEN} \frac{\Delta T_2}{\Delta T_1}$$

$$\Delta R_{ISEN} = R_{ISEN,2} - R_{ISEN}$$
(EQ. 41)

In Equation 41, make sure that  $\Delta T_2$  is the desired emperature rise above the ambient temperature, and  $\Delta T_1$  is the measured temperature rise above the ambient temperature. Since all channels'  $R_{ISEN}$  are integrated and set by one RSET, a resistor ( $\Delta R_{ISEN}$ ) should be in series with the cooler channel's ISEN+ pin to raise this phase current. While a single adjustment according to Equation 41 is usually sufficient, it may occasionally be necessary

to adjust  $R_{\mbox{\scriptsize ISEN}}$  two or more times to achieve optimal thermal balance between all channels.

#### **Load-Line Regulation Resistor**

The load-line regulation resistor is labelled  $R_{FB}$  in Figure 14. Its value depends on the desired loadline requirement of the application.

The desired loadline can be calculated using Equation 42:

$$R_{LL} = \frac{V_{DROOP}}{I_{FI}}$$
 (EQ. 42)

where  $I_{FL}$  is the full load current of the specific application, and  $VR_{DROOP}$  is the desired voltage droop under the full load condition.

Based on the desired loadline R<sub>LL</sub>, the loadline regulation resistor can be calculated using Equation 43:

$$R_{FB} = \frac{N \cdot R_{ISEN} \cdot R_{LL}}{R_{\chi}}$$
 (EQ. 43)

where N is the active channel number,  $R_{ISEN}$  is the sense resistor connected to the ISEN+ pin, and  $R_{\chi}$  is the resistance of the current sense element, either the DCR of the inductor or  $R_{SEN}$  depending on the sensing method.

If one or more of the current sense resistors are adjusted for thermal balance (as in Equation 41), the load-line regulation resistor should be selected based on the average value of the current sensing resistors, as given in Equation 44:

$$R_{FB} = \frac{R_{LL}}{R_X} \sum_{n} R_{ISEN(n)}$$
 (EQ. 44)

where  $R_{\mbox{\scriptsize ISEN}(n)}$  is the current sensing resistor connected to the  $n^{th}$  ISEN+ pin.

#### **Output Filter Design**

The output inductors and the output capacitor bank together to form a low-pass filter responsible for smoothing the pulsating voltage at the phase nodes. The output filter also must provide the transient energy until the regulator can respond. Because it has a low bandwidth compared to the switching frequency, the output filter necessarily limits the system transient response. The output capacitor must supply or sink load current while the current in the output inductors increases or decreases to meet the demand.

In high-speed converters, the output capacitor bank is usually the most costly (and often the largest) part of the circuit. Output filter design begins with minimizing the cost of this part of the circuit. The critical load parameters in choosing the output capacitors are the maximum size of the load step,  $\Delta l$ ; the load-current slew rate, di/dt; and the maximum allowable output-voltage deviation under transient loading,  $\Delta V_{\text{MAX}}$ . Capacitors are characterized according to their capacitance, ESR, and ESL (equivalent series inductance).

At the beginning of the load transient, the output capacitors supply all of the transient current. The output voltage will initially deviate by an amount approximated by the voltage drop across the ESL. As the load current increases, the voltage drop across the ESR increases linearly until the load current reaches its final value. The capacitors selected must have sufficiently low ESL and ESR so that the total

output-voltage deviation is less than the allowable maximum. Neglecting the contribution of inductor current and regulator response, the output voltage initially deviates by an amount, as shown in Equation 45:

$$\Delta V \approx (ESL) \frac{di}{dt} + (ESR) \Delta I$$
 (EQ. 45)

The filter capacitor must have sufficiently low ESL and ESR so that  $\Delta V < \Delta V_{MAX}$ .

Most capacitor solutions rely on a mixture of high-frequency capacitors with relatively low capacitance in combination with bulk capacitors having high capacitance but limited high-frequency performance. Minimizing the ESL of the high-frequency capacitors allows them to support the output voltage as the current increases. Minimizing the ESR of the bulk capacitors allows them to supply the increased current with less output voltage deviation.

The ESR of the bulk capacitors also creates the majority of the output-voltage ripple. As the bulk capacitors sink and source the inductor AC ripple current (see "Interleaving" on page 14 and Equation 2), a voltage develops across the bulk-capacitor ESR equal to  $I_{C,PP}$  (ESR). Thus, once the output capacitors are selected, the maximum allowable ripple voltage,  $V_{PP(MAX)}$ , determines the lower limit on the inductance, as shown in Equation 46.

$$L \ge ESR \cdot \frac{V_{OUT} \cdot K_{RCM}}{F_{SW} \cdot V_{IN} \cdot V_{PP(MAX}}$$
 (EQ. 46)

Since the capacitors are supplying a decreasing portion of the load current while the regulator recovers from the transient, the capacitor voltage becomes slightly depleted. The output inductors must be capable of assuming the entire load current before the output voltage decreases more than  $\Delta V_{\mbox{\scriptsize MAX}}.$  This places an upper limit on inductance.

Equation 47 gives the upper limit on L for the cases when the trailing edge of the current transient causes a greater output-voltage deviation than the leading edge. Equation 48 addresses the leading edge. Normally, the trailing edge dictates the selection of L because duty cycles are usually less than 50%. Nevertheless, both inequalities should be evaluated, and L should be selected based on the lower of the two results. In each equation, L is the per-channel inductance, C is the total output capacitance, and N is the number of active channels.

$$L \le \frac{2N \quad CV \quad \text{out}}{\left( \Delta I \right)^2} \left[ \Delta V_{\text{MAX}} - \Delta I \cdot \text{ESR} \right]$$
 (EQ. 47)

$$L \le \frac{1.25 \cdot N \cdot C}{(\Delta I)^2} \left[ \Delta V_{MAX} - \Delta I \cdot ESR \right] (V_{IN} - V_{OUT})$$
 (EQ. 48)

#### **Switching Frequency Selection**

There are a number of variables to consider when choosingthe switching frequency, as there are considerable effects on the upper-MOSFET loss calculation. These effects are outlined in "MOSFETs" on page 35, and they establish the upper limit for the switching frequency. The lower limit is established by the requirement for fast transient response and small output-voltage ripple as outlined in "Output Filter Design" on page 37. Choose the lowest switching

frequency that allows the regulator to meet the transient-response and output-voltage ripple requirements. To minimize the effect of cross coupling between regulators, select operating frequencies of VRO and VR1 at least 50kHz apart.

#### **Input Capacitor Selection**

The input capacitors are responsible for sourcing the AC component of the input current flowing into the upper MOSFETs. Their RMS current capacity must be sufficient to handle the AC component of the current drawn by the upper MOSFETs which is related to duty cycle and the number of active phases. The input RMS current can be calculated with Equation 49.

$$I_{\text{IN, RMS}} = \sqrt{K_{\text{IN, CM}}^2 \cdot Io^2 + K_{\text{RAMP, CM}}^2 \cdot I_{\text{Lo, PP}}^2}$$
 (EQ. 49)

$$\mathsf{K}_{\mathsf{IN},\,\mathsf{CM}} \,=\, \sqrt{\frac{(\mathsf{ND}\,-\mathsf{m}+\mathbf{1}\bullet(\mathsf{mN}\,\bullet\mathsf{D})}{\mathsf{N}^2}} \tag{EQ. 50}$$

$$\mbox{K}_{\mbox{RAMP, CM}} \; = \; \sqrt{\frac{m^2 (\mbox{N} \bullet \mbox{D} - \mbox{m} + \mbox{1} \mbox{3} + (\mbox{m} \mbox{1} \mbox{2} \mbox{2} \mbox{2} \mbox{2}}{\mbox{12} \mbox{N}^2 \mbox{D}^2}} \; \frac{\bullet \; \mbox{D} \; \mbox{3}}{\mbox{(EQ. 51)}} \; \label{eq:KRAMP}$$




FIGURE 29. NORMALIZED INPUTCAPACITOR RMS CURRENT vs DUTY CYCLE FOR 2-PHASE CONVERTER

For a 2-phase design, use Figure 29 to determine the input capacitor RMS current requirement given the duty cycle, maximum sustained output current ( $\rm I_{O}$ ), and the ratioof the per-phase peak-to-peak inductor current ( $\rm I_{L,PP}$ ) to  $\rm I_{O}$ . Select a bulk capacitor with a ripple current rating which will minimize the total number of input capacitors required to support the RMS current calculated. The voltage rating of the capacitors should also be at least 125 times greater than the maximum input voltage.




FIGURE 30. NORMALIZED INPUT-CAPACITOR RMS CURRENT vs DUTY CYCLE FOR 3-PHASE CONVERTER




FIGURE 31. NORMALIZED INPUT-CAPACITOR RMS CURRENT'VS
DUTY CYCLE FOR 4-PHASE CONVERTER

Figures 27 and 28 provide the same input RMS current information for 3 and 4-phase designs respectively. Use the same approach to selecting the bulk capacitor type and number as previously described.

Low capacitance, high-frequency ceramic capacitors are needed in addition to the bulk capacitors to suppress leading and falling edge voltage spikes. The result from the high current slew rates produced by the upper MOSFETs turn on and off. Select low ESL ceramic capacitors and place one as close as possible to each upper MOSFET drain to minimize board parasitic impedances and maximize noise suppression.




FIGURE 32. NORMALIZED INPUT-CAPACITOR RMS CURRENT vs DUTY CYCLE FOR SINGLE-PHASE CONVERTER

#### **MULTIPHASE RMS IMPROVEMENT**

Figure 32 is provided as a reference to demonstrate the dramatic reductions in input-capacitor RMS current upon the implementation of the multiphase topology. For example, compare the input RMS current requirements of a 2-phase converter versus that of a single phase. Assume both converters have a duty cycle of 0.25, maximum sustained output current of 40A, and a ratio of  $I_{L,PP}$  to  $I_{\rm O}$  of 0.5. The single phase converter would require 17.3A $_{\rm RMS}$  current capacity while the 2-phase converter would only require 10.9A $_{\rm RMS}$ . The advantages become even more pronounced when output current is increased and additional phases are added to keep the component cost down relative to the single phase approach.

# **Layout and Design Considerations**

The following layout and design strategies are intended to minimize the noise coupling, the impact of board parasiticimpedances on converter performance and to optimize the heat-dissipating capabilities of the printed-circuit board. These sections highlight some important practices whichshould follow during the layout process. A layout check list in excel format is available for use.

# Pin Noise Sensitivity, Design and Layout Consideration

Table 14 shows the noise sensitivity of each pin and their design and layout consideration. All pins and external components should not be across switching nodes and placed in general proximity to the controller.

TABLE 14. PIN DESIGN AND/OR LAYOUT CONSIDERATION

PIN NAME	NOISE SENSITIVITY	DESCRIPTION
NC4	No	Open Pin. Reserved for "ISENIN-" in ISL6366A/67: It will be noise sensitive and connect to input supply side of the input inductor or resistor pin with L/DCR or ESL/R matching network in close proximity to the controller. Place NTC in the close proximity to input inductor for thermal compensation.

TABLE 14. PIN DESIGN AND/OR LAYOUT CONSIDERATION (Continued)

	(Continued)	
PIN NAME	NOISE SENSITIVITY	DESCRIPTION
NC5	No	Open Pin. Reserved for "ISENIN+" in ISL6366A/67: It willbe noise sensitive and connects to the Drain of High-side MOSFET side of the input inductor or resistor pin.
EN_PWR	No	There is an internal 1µs filter. Decoupling capacitor is NOT needed, but if needed, use a low time constant one to avoid too much of shut-down delay. It will also be the output of CFP function in ISL6366A and ISL6367: $34\Omega$ strong pull-up. 25 mils spacing from other traces.
RAMP_ADJ	Yes	NO decoupling capacitor allowed on this pin, but decoupling its resistor pull-up RAIL with a high quality ceramic capacitor (0.1µF or higher) or with very small RC filter (<2.2µs).
RGND	Yes	Pairing up with the positive rail remote sensing line that connected to FB resistor, and routing them to the load sensing points.
VSEN	No	Used for Overvoltage protection sensing only, and it has $1\mu s$ internal filter. Decoupling is NOT needed. Add $a0\Omega$ series impedance to be compatible with ISL6366A/67.
FB	Yes	Pairing up with the negative rail of remote sensing line that connected to RGND, and routing them to the load sensing points.  Reserve an RC from FB to GND to compensate the output lagging from DAC during DVID transitions.
HFCOMP	Yes	Connect an R to the VRO output. The R value is typically equal or slightly higher than the feedback resistor (droop resistor), fine tuned according to the high frequency transient performance. Placing the compensation network in close proximity to the controller.
PSICOMP	Yes	The series impedance typically should be 2x-3x the impedance in type III compensation to reduce noise coupling. Placing the compensation network inclose proximity to the controller.
COMP	Yes	Placing the compensation network inclose proximity to the controller. Typically use a 68pF or higher across FB to COMP depending upon the noise coupling of the layout.
DVC	Yes	4/3 of DAC voltage. Placing the compensation network in close proximity to the controller.
IMON	Yes	Referring to GND, not RGND. Place R and C in general proximity to the controller. The time constant of RC should be sufficient, typically 1ms, as an average function for the digital IOUT of VRO.

TABLE 14. PIN DESIGN AND/OR LAYOUT CONSIDERATION (Continued)

(Continued)			
PIN NAME	NOISE SENSITIVITY	DESCRIPTION	
SVDATA; SVCLK	Yes	13 to 26MHz signals when the SVID bus is sending commands, pairing up with SVALERT# and routing carefully back to CPU socket. 20 mils spacing within SVDATA, SVALERT#, and SVCLK; and more than 30 mils to all other signals. Refer to the Intel individual platform design guidelines and place proper terminated (pull-up) resistance for impedance matching. Local decoupling capacitor is needed for the pull-up rail.	
SVALERT#	No	Open drain and high dv/dt pin during transitions. Routing it in the middle of SVDATA and SVCLK. Also see above.	
VR_RDY	No	Open drain and high dv/dt pin. Avoid its pull-up higher than VCC. Tie it to ground when not used.	
NC3	No	Floating Pins. Reserved pull-up resistors for I <sup>2</sup> C/PMBus in ISL6367A: I2CLK pin, it will be noise sensitive. 100kHz to 2MHz signal when the I <sup>2</sup> C or PMBus is sending commands, pairing up with PMALERT# and routing carefully back to PMBus. 20 mils spacing within I2DATA, PMALERT#, and I2CLK; and more than 30 mils to all other signals. Refer to the PMBus design guidelines and place proper terminated (pull-up) resistance for impedance matching.	
NC1	No	Floating Pins. Reserved pull-up resistors for I <sup>2</sup> C/PMBus in ISL6367: I2DATA pin, it will be noise sensitive. Also see above.	
NC2	No	Floating Pins. Reserved pull-up resistors for PMBus in ISL6367: PMALERT# pin. Also see above.	
IMONS	Yes	Referring to GND, not RGNDS. Place R and C in general proximity to the controller. The time constant of RC should be sufficient, typically 1ms, as an average function for the digital IOUT of VR1.	
VR_HOT#	No	Open drain and high dv/dt pin during transitions. Avoid its pull-up rail higher than VCC. 30 mils spacing from other traces.	
HFCOMPS/D VCS	Yes	Connect an R in similar value (equal or slight higher) of the feedback resistor. If programmed to be used as DVCS, Connect an RC to FBS from this pin. Placing the compensation network in close proximity to the controller.	
VR_RDYS	No	Open drain and high dv/dt pin. Avoid its pull-up higher than VCC. Tie it to GND when not used.	

TABLE 14. PIN DESIGN AND/OR LAYOUT CONSIDERATION (Continued)

	NOISE			
COMPS	Yes	Placing the compensation network in close proximity to the controller. Typically use a 68pF or higher across FBS to COMPS depending upon the noise coupling of the layout.		
FBS	Yes	Pairing up with the negative rail of remote sensing line that connected to RGNDS, and routing them to the load sensing points.  Reserve an RC from FBS to GND to compensate the output lagging from DAC during DVID transitions.		
VSENS	No	Used for Overvoltage protection sensing only, and it has 1µs internal filter.  Decoupling is NOT needed. Add a series impedance to be compatible with ISL6366A/67.		
RGNDS		Pairing up with the positive rail remote sensing line that connected to FB resistor, and routing them to the load sensing points.		
FSS_DDRS	Yes	Placing the R in close proximity to the controller. Avoid using decoupling capacitor on this pin. Must tie GND or VCC via $1 \text{M}\Omega$ depending upon the desired ADDRESS offset when VR1 is not in use. Don't use decoupling capacitor on this pin. To minimize the effect of cross coupling between regulators, select operating frequencies of VR0 and VR1 at least 50kHz apart.		
TMS		Placing NTC in close proximity to the output inductor of VR1 and to the output rail, not close to MOSFET side (see Figure 23); the return trace should be 25 mils away from other traces. Place 1k pullup and decoupling capacitor (typically 0.1 $\mu F$ ) in close proximity to the controller. The pull-up resistor should be exactly tied to the same point as VCC pin, not through an RC filter. If not used, connect this pin to TM or $1 M\Omega/2 M\Omega$ resistor divider, but DON'T tie it to VCC or GND. Place the NTC in proximity to the output rail, not close to MOSFET side.		
ISENS+	Yes	Connect to the output rail side of the output inductor or current sensing resistor pin with I <sub>SEN</sub> resistor and decoupling capacitor (27ns) placed in close proximity to the controller.		
ISENS-	Yes	Connect to the phase node side of the output inductor or resistor pin with L/DCR or ESL/R <sub>SEN</sub> matching network in close proximity to the ISENS± pins of the controller. Differential pair with ISENS+ routing back to the controller.		

TABLE 14. PIN DESIGN AND/OR LAYOUT CONSIDERATION (Continued)

(Continued)			
PIN NAME	NOISE SENSITIVITY	DESCRIPTION	
PWMS	No	Avoid the routing across or under other phase's power trains and DCR sensing network. Don't make them across or under external components of the controller. At least 30mils away from any other traces.	
ADDR_XX; NPSI_XX; BT_XX; BTS_XX	No	Register setting is locked prior to soft-start. Since the external resistor-divider ratio compares with the internal resistor ratio of the VCC, their rail should be exactly tied to the same point as VCC pin, not through an RC filter. DON'T use decoupling capacitors on these pins.	
ТМ		Placing NTC in close proximity to the output inductor of VRO's Channel 1 and the output rail, not close to MOSFET side (see Figure 23); the return trace should be 25 mils away from other traces. Place 1 pull-up and decoupling capacitor (typical $0.1\mu\text{F}$ ) in close proximity to the controlle The pull-up resistor should be exactly tie to the same point as VCC pin, not throug an RC filter. If not used, connect this pin TMS or $1\text{M}\ \Omega/2\text{M}\ \Omega$ resistor divider, but DON'T tie it to VCC or GND.	
SICI	No	Program SI (standard-inductor, tied to GND) and CI (coupled inductor, tied to VCC). It is reserved for IAUTO in ISL6366A/67 and will be noise sensitive SI and CI are still programmable with thi pin.	
RSET	Yes	Placing the R in close proximity to the controller. DON'T use decoupling capacitor on this pin.	
FS_DRP	Yes	Placing the R in close proximity to the controller. Must tie GND or VCC via ${\bf 1}{\bf M}\Omega$ when VRO is not in use. Don't use decoupling capacitor on this pin.	
vcc	Yes	Place the decoupling capacitor in close proximity to the controller.	
PWM1-6	NO	Avoid the respective PWM routing across or under other phase's power trains/planes and current sensing network. Don't make them across or under external components of the controller. At least 20mils away from any other traces.	
EN_VTT	No	There is an internal 1µs filter. Decoupling capacitor is not needed, but if needed, use a low timing constant one to avoid too much shut-down delay.	
ISEN[6:1]+	Yes	Connect to the output rail side of the respective channel's output inductor or resistor pin. Decoupling is optional and might be required for long sense traces and a poor layout.	

TABLE 14. PIN DESIGN AND/OR LAYOUT CONSIDERATION (Continued)

PIN NAME	NOISE SENSITIVITY	DESCRIPTION
ISEN[6:1]-	Yes	Connect to the phase node side of the respective channel's output inductor or resistor pin with L/DCR or ESL/R <sub>SEN</sub> matching network in close proximity to the ISEN± pins of VRO. Differentially routing back to the controller by paring with respective ISEN+; at least 20 mils spacing between pairs and away from other traces. Each pair should not across the other channel's switching nodes [Phase, UGATE, LGATE] and power planes even though they are not in the same layer
GND	Yes	This EPAD is the return of PWM output drivers and SVID bus. Use 4 or more viasto directly connect the EPAD to the power ground plane. Avoid using only single via or $0\Omega$ resistor connection to the power ground plane.
General Comments		The layer next to the Top or Bottom layer is preferred to be ground players, while the signal layers can be sandwiched in the ground layers if possible.

#### **Component Placement**

Within the allotted implementation area, orient the switching components first. The switching components are the most critical because they carry large amounts of energy and tend to generate high levels of noise. Switching component placement should take into account power dissipation. Align the output inductors and MOSFETs such that space between the components is minimized while creating the PHASE plane. Place the Intersil MOSFET driver IC as close as possible to the MOSFETs they control to reduce the parasitic impedances due to trace length between critical driver input and output signals. If possible, duplicate the same placement of these components for each phase.

Next, place the input and output capacitors. Position the high-frequency ceramic input capacitors next to each upper MOSFET drain. Place the bulk input capacitors as close to the upper MOSFET drains as dictated by the component size and dimensions. Long distances between input capacitors and MOSFET drains result in too much trace inductance and a reduction in capacitor performance. Locate the output capacitors between the inductors and the load, while keeping them in close proximity to the microprocessor socket.

To improve the chance of first pass success, it is very important to take time to follow the above outlined design guidelines and Intersil generated layout check list, see more details in "Voltage-Regulator (VR) Design Materials" on page 42. Proper planning for the layout is as important as designing the circuits. Running things in a hurry, you could end up spending weeks and months to debug a poorly-designed and improperly laid out board.

# **Powering Up And Open-Loop Test**

The ISL6366 features very easy debugging and powering up. For the first-time powering up, an open-loop test can be done by applying sufficient voltage (current limiting to 0.25A) to VCC, proper pull-up to SVID bus, and signal high to EN\_VTT and EN\_PWR pins with the input voltage (VIN) disconnected.

- Each PWM output should operate at maximum duty cycle (typically VRO at 98% and VR1 at 83%) and correct switching frequency.
- The OC, OD, OE, and OF registers can be read via SVID bus to check its proper setting if an VTT tool is installed and operating.
- If 5V drivers are used and share the same rail as VCC, the proper switching on UGATEs and LGATEs should be seen.
- If 12V drivers are used and can be disconnected from VIN and sourced by an external 12V supply, the proper switching on UGATEs and LGATEs should be observed.
- 5. If the above is not properly operating, you should check soldering joint, resistor register setting, Power Train connection or damage, i.e, shorted gates, drain and source. Sometimes the gate might be measured short due to residual gate charge. Therefore, a measured short gate with ohmmeter cannot validate if the MOSFET is damaged unless the Drain to Source is also measured short.
- 6. When the re-work is needed for the L/DCR matching network, use an ohmmeter across the C to see if the correct R value is measured before powering the VR up; otherwise, the current imbalance due to improper re-work could damage the power trains.
- After everything is checked, apply low input voltage (1-5V) with appropriate current limiting (~0.5A). All phases should be switching evenly.
- 8. Remove the pull-up from EN\_PWR pin, using bench power supplies, power up VCC with current limiting(typically ~ 0.25A if 5V drivers included) and slowly increase Input Voltage with current limiting. For typical application, VCC limited to 0.25A, VIN limited to 0.5A should be safe for powering up without no load. High core-loss inductors likely need to increase the input current limiting. All phases should be switching evenly.

# Voltage-Regulator (VR) Design Materials

The tolerance band calculation (TOB) worksheets for VR output regulation and IMON have been developed using the Root-Sum-Squared (RSS) method with 3 sigma distribution point of the related components and parameters. Note that the "Electrical Specifications" table beginning on page 8 specifies no less than 6 sigma distribution point, not suitable for RSS TOB calculation. To support VR design and layout, Intersil also developed a set of worksheets and evaluation boards, as listed in Tables 15 and 16, respectively. Contact Intersil's local office or field support for the latest available information.

TABLE 15. AVAILABLE DESIGN ASSISTANCE MATERIALS

ITEM	DESCRIPTION			
0	VR12 Design and Validation			
1	VR12 Design Worksheet for Compensation and Component Selection			
2	Transient Response Optimization Guidelines			
3	VOUT and IMON TOB Calculator			
4	SVID and PMBus Communication Tool			
5	Resistor Register Calculator			
6	Dynamic VID Compensation Calculator			
7	VR12 Layout Design Guidelines			
8T	COMP and TM Selection Worksheet			
9	Fine Tune OCP and Droop Worksheet			
10	Evaluation Board Schematics in OrCAD Format and Layout in Allegro Format			

NOTE: For worksheets, please contact Intersil Application support at <a href="https://www.intersil.com/design/">www.intersil.com/design/</a>.

**TABLE 16. AVAILABLE VR12 EVALUATION BOARDS** 

EVALUATION BOARDS	# OF PHASES	# OFINTEGRATED DRIVERS	PACKAGE	TARGETED APPLICATIONS	I <sup>2</sup> C/PMBUS	PEAK EFFICIENCY	PEAK CURRENT
ISL6366/67EVAL1	6+1	-	7x7 60Ld	High-End Desktop and Server with Discrete Drivers and MOSFETs	Yes	93%, 1.2V@50A	190A +25A
ISL6366/67EVAL2	6+1	-	7x7 60Ld	High-End Desktop and Server with DrMOS	Yes	93.5%, 1.2V@50A	190A +25A
ISL6364EVAL1	4+1	-	6x6 48Ld	Desktop/Memory		88%, 1.2V@50A	120A +35A
ISL6363EVAL1	4+1	2+1	7x7 60Ld	Desktop/Memory		88%, 1.2V@50A	120A +35A
ISL6353EVAL1	3+0	2	5x5 40Ld	Memory		94%, 1.5V@25A	100A

# **Revision History**

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest revision.

DATE	REVISION	CHANGE
1/3/11	FN6964.0	Initial Release.

### **Products**

Intersil Corporation is a leader in the design and manufacture of high-performance analog semiconductors. The Company's products address some of the industry's fastest growing markets, such as, flat panel displays, cell phones, handheld products, and notebooks. Intersil's product families address power management and analog signal processing functions. Go to <a href="https://www.intersil.com/products">www.intersil.com/products</a> for a complete list of Intersil product families.

\*For a complete listing of Applications, Related Documentation and Related Parts, please see the respective device information page on intersil.com: <a href="ISL6366">ISL6366</a>

To report errors or suggestions for this datasheet, please go to: www.intersil.com/askourstaff

FITs are available from our website at: http://rel.intersil.com/reports/sear

For additional products, see www.intersil.com/product\_tree

Intersil products are manufactured, assembled and tested utilizing ISO9000 quality systems as noted in the quality certifications found at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication  $\sigma$  otherwise under any patent or patent rights of Intersil or its subsidiaries.


For information regarding Intersil Corporation and its products, see www.intersil.com


intersil


### **Package Outline Drawing**

#### L48.6x6B


48 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE Rev 0, 9/09








TYPICAL RECOMMENDED LAND PATTERN





DETAIL "X"

#### NOTES:

- Dimensions are in millimeters.
   Dimensions in ( ) for Reference Only.
- 2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
- 3. Unless otherwise specified, tolerance : Decimal  $\pm$  0.05
- Dimension applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
- 5. Tiebar shown (if present) is a non-functional feature.
- The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 indentifier may be either a mold or mark feature.