


Four Channel Supervisory IC

The ISL6536A is a four channel supervisory IC designed to monitor voltages $>, = 0.7V$. This IC bias range is from 2.7V to 5V but can supervise any positive voltage using an external resistor divider to translate to a lower voltage for comparison to the internal 0.63V reference.

Once properly biased and enabled when all four voltage monitor (VMON) inputs are satisfied the PGOOD output will be immediately released to go high to signal that voltage is valid on all four rails. Subsequently when the monitored voltage on any rail drops below its user defined threshold point, the PGOOD output is pulled low. Each rail's VMON point is independently adjustable with a resistor divider. The PGOOD output is guaranteed to be valid with IC bias lower than 1V. The VMON inputs will ignore 30µs transients on the monitored supplies. The PGOOD output is an open-drain to allow ORing of multiple signals and interfacing to a range of logic levels. The ENABLE input provides for a reset of the PGOOD output when it is pulled down below 0.5V. With an internal 10uA pull-up to VDD it can be signalled with common logic or pulled to ground with a push button switch.

Typical Application Schematic



Features

- 1% VMON Threshold accuracy
- Adjustable undervoltage lockout for each supply
- Active high PGOOD Output
- Guaranteed PGOOD Valid to Falling VDD < 1V
- VMON Glitch Immunity

Applications


- Graphics Cards
- Multi voltage DSPs and Processors
- µP Voltage Monitoring
- Embedded Control Systems
- Intelligent Instruments
- Medical Equipment
- Network Routers
- Portable Battery-Powered Equipment
- Set-Top Boxes
- Telecommunications Systems

Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. DWG. #
ISL6536AIB	-40 to +85	8 Lead SOIC	M8.15

Pin Descriptions

ISL6536A	PIN NAME	FUNCTION DESCRIPTION
1	VDD	Bias IC from nominal 2.7V to 5V
2	PGOOD	PGOOD is the boolean AND function of all the UV inputs being satisfied. This is an open drain output and can be pulled high to the appropriate level with an external resistor. Additionally a 20kΩ pull up to VDD is provided internally.
3	ENABLE	Enabling input for supervisory function. Has a 10μA pull-up to VDD
4	GND	IC ground
5-8	VMON1 VMON2 VMON3 VMON4	These inputs provide for a programmable monitored voltage threshold referenced to an internal 0.633V reference with 1% accuracy. These inputs have a 30μs glitch filter to prevent transient upsets from being recognized by PGOOD.



Absolute Maximum Ratings

VDD +6V
 VMON, PGOOD, ENABLE -0.3V to VDD+0.3V
 ESD Classification 4kV (HBM)

Operating Conditions

VDD Supply Voltage Range +2.7V to +5.5V
 Temperature Range (T_A) -40°C to 85°C

Thermal Information

Thermal Resistance (Typical, Note 1) θ_{JA} (°C/W)
 SOIC Package 108
 Maximum Junction Temperature 150°C
 Maximum Storage Temperature Range -65°C to 150°C
 Maximum Lead Temperature (Soldering 10s) 300°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:

1. θ_{JA} is measured in free air with the component mounted on a high effective thermal conductivity test board. See Tech Brief TB379 for details.
2. All voltages are relative to GND, unless otherwise specified.

Electrical Specifications Nominal VDD = 3.3V, T_A = T_J = -40°C - 85°C, Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
BIAS						
IC Supply Current	I _{VDD}	VMON > VMON_L2H	-	165	1000	μA
VDD Power On	VDD_L2H	VDD low to high	-	2.6	-	V
VDD Power On Reset	VDD_POR	VDD high to low	-	2.4	-	V
PGOOD						
Pull-Down Current	p _{GPd}	VPGOOD = 0.5V	-	2	-	mA
Pull-Up Resistance	p _{GPu}		-	20	-	kΩ
Output Low	V _{PGL}	VDD= 1V	-	0.05	0.1	V
Delay from VMON Rising	T _{PGdelVMON}	Last valid input = V _{th} to PG release	-	2	-	μs
Delay from EN Rising	T _{PGdelENR}	EN high to PG release	-	0.05	-	μs
Delay from EN Falling	T _{PGdelENF}	EN low to PG pulling low	-	0.015	-	μs
ENABLE						
Rising Threshold	V _{EN}	ENABLE Low to High Threshold	0.4VDD	0.5VDD	0.6VDD	V
Threshold Hysteresis	V _{EN_HYS}		-	0.065	-	V
Pull-up Current	I _{ENpu}	VEN = 0.5V	-	10	-	μA
VMON INPUT						
Falling Threshold	3.3VMON_H2L	T _j =+25c	0.627	0.633	0.639	V
Falling Threshold Temp Coefficient	3.3VMON_TC		-	33	-	μV/°C
Hysteresis	VVMON_HYS		-	10	-	mV
Range	VMON_RNG		-	1	-	mV
Glitch Filter Duration	TFIL	VMON glitch to PGOOD low Filter	-	30	-	μs

ISL6536A Description and Operation

The ISL6536A is a four channel supervisory IC with industry leading 1% tolerance and 1mV range between channels. This IC is designed to monitor multiple voltages greater than 0.7V and is suitable for both microprocessors or industrial system applications.

Upon VDD bias power up the PGOOD output is held low with VDD as low as 0V. Once biased to 2.7V and enabled the IC continuously monitors from one to four voltages independently through external resistor dividers comparing each VMON pin voltage to an internal 0.63V reference.

Once all VMON input voltages rise above 0.63V the PGOOD (power good) output signal is released and is pulled high via

an external pull resistor to indicate that the power conditions have been met. The PGOOD output is an open-drain to allow ORing of the signals and interfacing to a wide range of logic levels.

Once any VMON input falls below 0.63V the PGOOD output is pulled low, the VMON inputs are designed to reject fast transients (30µs).

If less than four voltages are being monitored, connect the unused VMON pins to VDD.

The PGOOD pin has an internal 20kΩ pull-up to VDD making an external pull-up resistor unnecessary.

Figure 1 illustrates the operational timing diagram.




FIGURE 1. ISL6536A OPERATIONAL TIMING DIAGRAM

Typical Performance Curves




FIGURE 2. VDD CURRENT vs VDD VOLTAGE




FIGURE 3. VMON THRESHOLD vs VDD VOLTAGE

Typical Performance Curves (Continued)




FIGURE 4. EN HIGH TO PGOOD




FIGURE 5. VMON HIGH TO PGOOD




FIGURE 6. EN LOW TO PGOOD




FIGURE 7. VMON LOW TO PGOOD




FIGURE 8. EN LOW TO PGOOD




FIGURE 9. VMON LOW TO PGOOD

