

# ISL70244SEH

19MHz Radiation Hardened 40V Dual Rail-to-Rail Input-Output, Low-Power Operational Amplifier

FN8592  
Rev 3.00  
Feb 23, 2018

The [ISL70244SEH](#) features two low-power amplifiers optimized to provide maximum dynamic range. These op amps feature a unique combination of rail-to-rail operation on the input and output as well as a slew enhanced front end that provides ultra fast slew rates positively proportional to a given step size; thereby increasing accuracy under transient conditions, whether it's periodic or momentary. They also offer low power, low offset voltage, and low temperature drift, making it ideal for applications requiring both high DC accuracy and AC performance. With  $<5\mu\text{s}$  recovery for Single Event Transients (SET) ( $\text{LET}_{\text{TH}} = 86.4\text{MeV} \cdot \text{cm}^2/\text{mg}$ ), the number of filtering components needed is drastically reduced. The ISL70244SEH is also immune to single-event latch-up because it is fabricated in the Renesas proprietary PR40 Silicon On Insulator (SOI) process.

The amplifiers are designed to operate over a single supply range of 2.7V to 40V or a split supply voltage range of  $\pm 1.35\text{V}$  to  $\pm 20\text{V}$ . Applications for these amplifiers include precision instrumentation, data acquisition, precision power supply controls, and process controls.

The ISL70244SEH is available in a 10 Ld hermetic ceramic flatpack that operates across the temperature range of  $-55^\circ\text{C}$  to  $+125^\circ\text{C}$ .

## Related Literature

For a full list of related documents, visit our website

- [IS70244SEH](#) product page

## Features

- Electrically screened to DLA SMD # [5962-13248](#)  
Acceptance tested to 50krad(Si) (LDR) wafer-by-wafer
- $<5\mu\text{s}$  recovery from SET ( $\text{LET}_{\text{TH}} = 86.4\text{MeV} \cdot \text{cm}^2/\text{mg}$ )
- Unity gain stable
- Rail-to-rail input and output
- Wide gain bandwidth product . . . . . 19MHz
- Wide single and dual supply range. . . 2.7V to 40V maximum
- Low input offset voltage . . . . .  $400\mu\text{V}$  ( $+25^\circ\text{C}$ , maximum)
- Low current consumption (per amplifier) . . . . 1.2mA, typical
- No phase reversal with input overdrive
- Slew rate
  - Large signal . . . . .  $60\text{V}/\mu\text{s}$
- Operating temperature range. . . . .  $-55^\circ\text{C}$  to  $+125^\circ\text{C}$
- Radiation tolerance
  - High dose rate ( $50\text{-}300\text{rad}(\text{Si})/\text{s}$ ) . . . . . 300krad(Si)
  - Low dose rate ( $0.01\text{rad}(\text{Si})/\text{s}$ ) . . . . . 100krad(Si)\*
  - SEL/SEB  $\text{LET}_{\text{TH}}$  ( $V_S = \pm 19\text{V}$ ) . . . . .  $86.4\text{MeV} \cdot \text{cm}^2/\text{mg}$

\* Product capability established by initial characterization.

## Applications

- Precision instruments
- Active filter blocks
- Data acquisition
- Power supply control
- Process control




FIGURE 1. TYPICAL APPLICATION: SINGLE-SUPPLY, HIGH-SIDE CURRENT SENSE AMPLIFIER





FIGURE 2. TYPICAL SINGLE EVENT TRANSIENT DURATION AT  $+25^\circ\text{C}$   
 $\text{LET} = 60\text{MeV} \cdot \text{cm}^2/\text{mg}$  IN UNITY GAIN ( $V_S = \pm 18\text{V}$ )

Pin Configuration



Pin Descriptions

PIN NUMBER	PIN NAME	EQUIVALENT ESD CIRCUIT	DESCRIPTION
5	V <sup>-</sup>	Circuit 3	Negative power supply
7	+IN <sub>B</sub>	Circuit 1	Amplifier B noninverting input
8	-IN <sub>B</sub>	Circuit 1	Amplifier B inverting input
9	OUT <sub>B</sub>	Circuit 2	Amplifier B output
10	V <sup>+</sup>	Circuit 3	Positive power supply
1	OUT <sub>A</sub>	Circuit 2	Amplifier A output
2	-IN <sub>A</sub>	Circuit 1	Amplifier A inverting input
4	NC	-	This pin is not electrically connected internally
3	+IN <sub>A</sub>	Circuit 1	Amplifier A noninverting input
6	LID	NA	Unbiased, tied to package lid

CIRCUIT 1

CIRCUIT 2

CIRCUIT 3

## Ordering Information

ORDERING SMD NUMBER ( <a href="#">Note 2</a> )	PART NUMBER ( <a href="#">Note 1</a> )	TEMP RANGE (°C)	PACKAGE (RoHS COMPLIANT)	PKG. DWG. #
5962F1324801VXC	ISL70244SEHVF	-55 to +125	10 Ld Flatpack	K10.A
5962F1324801V9A	ISL70244SEHVX	-55 to +125	Die	
N/A	ISL70244SEHF/PROTO ( <a href="#">Note 3</a> )	-55 to +125	10 Ld Flatpack	K10.A
N/A	ISL70244SEHX/SAMPLE ( <a href="#">Note 3</a> )	-55 to +125	Die	
N/A	ISL70244SEHEV1Z ( <a href="#">Note 4</a> )	Evaluation Board		

### NOTES:

1. These Pb-free Hermetic packaged products employ 100% Au plate - e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations.
2. Specifications for Rad Hard QML devices are controlled by the Defense Logistics Agency Land and Maritime (DLA). The SMD numbers listed must be used when ordering.
3. The /PROTO and /SAMPLE parts are not rated or certified for Total Ionizing Dose (TID) or Single Event Effect (SEE) immunity. These parts are intended for engineering evaluation purposes only. The /PROTO parts meet the electrical limits and conditions across the temperature range specified in the DLA SMD and are in the same form and fit as the qualified device. The /SAMPLE die is capable of meeting the electrical limits and conditions specified in the DLA SMD at +25°C only. The /SAMPLE is a die and does not receive 100% screening across the temperature range to the DLA SMD electrical limits. These part types do not come with a certificate of conformance because there is no radiation assurance testing and they are not DLA qualified devices.
4. Evaluation board uses the /PROTO parts. The /PROTO parts are not rated or certified for Total Ionizing Dose (TID) or Single Event Effect (SEE) immunity.

## Absolute Maximum Ratings

Maximum Supply Voltage Differential ( $V^+$ to $V^-$ )	42V
Maximum Supply Voltage Differential ( $V^+$ to $V^-$ ) (Note 7)	38V
Maximum Differential Input Current	20mA
Maximum Differential Input Voltage	42V or ( $V^- - 0.5V$ ) to $V^+ + 0.5V$
Min/Max Input Voltage	42V or ( $V^- - 0.5V$ ) to $V^+ + 0.5V$
Max/Min Input Current for Input Voltage $>V^+$ or $<V^-$	$\pm 20mA$
ESD Tolerance	
Human Body Model (Tested per MIL-PRF-883 3015.7)	2kV
Machine Model (Tested per JESD22-A115-A)	200V
Charged Device Model (Tested per CDM-22C10ID)	750V

## Thermal Information

Thermal Resistance (Typical)	$\theta_{JA}$ ( $^{\circ}C/W$ )	$\theta_{JC}$ ( $^{\circ}C/W$ )
10 Ld Flatpack Package (Notes 5, 6)	44	10
Storage Temperature Range	$-65^{\circ}C$ to $+150^{\circ}C$	

## Recommended Operating Conditions

Ambient Operating Temperature Range	$-55^{\circ}C$ to $+125^{\circ}C$
Maximum Operating Junction Temperature	$+150^{\circ}C$
Single Supply Voltage	2.7V to 39.6V
Split Rail Supply Voltage	$\pm 1.35V$ to $\pm 19.8V$

**CAUTION:** Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

### NOTES:

- $\theta_{JA}$  is measured in free air with the component mounted on a high-effective thermal conductivity test board with "direct attach" features. See [TB379](#) for details.
- For  $\theta_{JC}$ , the "case temp" location is the center of the package underside.
- Tested in a heavy ion environment at LET = 86.4MeV  $\cdot$  cm<sup>2</sup>/mg at  $+125^{\circ}C$  ( $T_C$ ) for SEB. Refer to [Single Event Effects Test Report](#) for more information.

**Electrical Specifications**  $V_S = \pm 19.8V$ ,  $V_{CM} = V_O = 0V$ ,  $R_L = \text{Open}$ ,  $T_A = +25^{\circ}C$ , unless otherwise noted. **Boldface limits apply across the operating temperature range,  $-55^{\circ}C$  to  $+125^{\circ}C$ ; over a total ionizing dose of 300krad(Si) with exposure of a high dose rate of 50 to 300rad(Si)/s or over a total ionizing dose of 50krad(Si) with exposure at a low dose rate of  $<10\text{mrad(Si)/s}$ .**

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (Note 8)	TYP	MAX (Note 8)	UNIT
Offset Voltage	$V_{OS}$	$V_{CM} = 0V$	-400	25	400	$\mu V$
		$V_{CM} = V^+$ to $V^-$	<b>-500</b>	110	<b>500</b>	$\mu V$
Offset Voltage Temperature Coefficient	$TCV_{OS}$	$V_{CM} = V^+ - 2V$ to $V^- + 2V$	-	0.5	-	$\mu V/^{\circ}C$
Input Offset Channel-to-Channel Match	$\Delta V_{OS}$	$V_{CM} = V^+$	-	135	<b>800</b>	$\mu V$
		$V_{CM} = V^-$	-	128	<b>800</b>	$\mu V$
Input Bias Current	$I_B$	$V_{CM} = 0V$	<b>-500</b>	210	<b>500</b>	nA
		$V_{CM} = V^+$	<b>-500</b>	200	<b>500</b>	nA
		$V_{CM} = V^-$	<b>-650</b>	290	<b>650</b>	nA
		$V_{CM} = V^+ - 0.5V$	<b>-500</b>	200	<b>500</b>	nA
		$V_{CM} = V^- + 0.5V$	<b>-650</b>	257	<b>650</b>	nA
Input Offset Current	$I_{OS}$	$V_{CM} = V^+$ to $V^-$	-30	0	30	nA
			<b>-50</b>	0	<b>50</b>	nA
Common-Mode Input Voltage Range	$V_{CMIR}$		<b><math>V^-</math></b>	-	<b><math>V^+</math></b>	V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = V^-$ to $V^+$	-	112	-	dB
		$V_{CM} = V^-$ to $V^+$	<b>70</b>	-	-	dB
		$V_{CM} = V^+ - 0.5V$ to $V^- + 0.5V$	-	111	-	dB
		$V_{CM} = V^+ - 0.5V$ to $V^- + 0.5V$	<b>80</b>	-	-	dB
Power Supply Rejection Ratio	PSRR	$V^- = -18V$ ; $V^+ = 0.5V$ to $18V$ ; $V^+ = 18V$ ; $V^- = -0.5V$ to $-18V$	-	128	-	dB
			<b>83</b>	-	-	dB
Open-Loop Gain	$A_{VOL}$	$R_L = 10k\Omega$ to ground	-	125	-	dB
			<b>90</b>	-	-	dB
Output Voltage High ( $V_{OUT}$ to $V^+$ )	$V_{OH}$	$R_L = \text{No Load}$	-	26	<b>160</b>	mV
		$R_L = 10k\Omega$	-	78	<b>175</b>	mV

**Electrical Specifications**  $V_S = \pm 19.8V$ ,  $V_{CM} = V_O = 0V$ ,  $R_L = \text{Open}$ ,  $T_A = +25^\circ\text{C}$ , unless otherwise noted. **Boldface limits apply across the operating temperature range,  $-55^\circ\text{C}$  to  $+125^\circ\text{C}$ ; over a total ionizing dose of 300krad(Si) with exposure of a high dose rate of 50 to 300rad(Si)/s or over a total ionizing dose of 50krad(Si) with exposure at a low dose rate of  $<10\text{mrad(Si)/s}$ .**

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (Note 8)	TYP	MAX (Note 8)	UNIT
Output Voltage Low (V <sub>OUT</sub> to V <sup>-</sup> )	V <sub>OL</sub>	R <sub>L</sub> = No load	-	21	160	mV
		R <sub>L</sub> = 10kΩ	-	64	175	mV
Output Short-Circuit Current	I <sub>SRC</sub>	Sourcing; V <sub>IN</sub> = 0V, V <sub>OUT</sub> = -18V	10	-	-	mA
Output Short-Circuit Current	I <sub>SNK</sub>	Sinking; V <sub>IN</sub> = 0V, V <sub>OUT</sub> = +18V	10	-	-	mA
Supply Current/Amplifier	I <sub>S</sub>	Unity gain	-	1.6	2.2	mA
		T <sub>A</sub> = +25 °C post HDR/LDR radiation	-	-	2.2	mA
		T <sub>A</sub> = -55 °C to +125 °C	-	2.2	2.8	mA
AC SPECIFICATIONS						
Gain Bandwidth Product	GBWP	A <sub>V</sub> = 1, R <sub>L</sub> = 10k	17	19	-	MHz
Voltage Noise Density	e <sub>n</sub>	f = 10kHz	-	11.3	-	nV/√Hz
Current Noise Density	i <sub>n</sub>	f = 10kHz	-	0.312	-	pA/√Hz
Large Signal Slew Rate	SR	A <sub>V</sub> = 1, R <sub>L</sub> = 10kΩ, V <sub>O</sub> = 10V <sub>P-P</sub>	60	-	-	V/μs

**Electrical Specifications**  $V_S = \pm 2.5V$ ,  $V_{CM} = V_O = 0V$ ,  $R_L = \text{Open}$ ,  $T_A = +25^\circ\text{C}$ , unless otherwise noted. **Boldface limits apply across the operating temperature range,  $-55^\circ\text{C}$  to  $+125^\circ\text{C}$ ; over a total ionizing dose of 300krad(Si) with exposure of a high dose rate of 50 to 300rad(Si)/s or over a total ionizing dose of 50krad(Si) with exposure at a low dose rate of  $<10\text{mrad(Si)/s}$ .**

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (Note 8)	TYP	MAX (Note 8)	UNIT
Offset Voltage	$V_{OS}$	$V_{CM} = 0V$	-400	20	400	$\mu\text{V}$
		$V_{CM} = V^+$ to $V^-$	<b>-500</b>	80	<b>500</b>	$\mu\text{V}$
Offset Voltage Temperature Coefficient	$TCV_{OS}$	$V_{CM} = V^+ - 2V$ to $V^- + 2V$	-	0.5	-	$\mu\text{V}/^\circ\text{C}$
Input Offset Channel-to-Channel Match	$\Delta V_{OS}$	$V_{CM} = V^+$	-	132	<b>800</b>	$\mu\text{V}$
		$V_{CM} = V^-$	-	127	<b>800</b>	$\mu\text{V}$
Input Bias Current	$I_B$	$V_{CM} = 0V$	<b>-400</b>	226	<b>400</b>	nA
		$V_{CM} = V^+$	<b>-400</b>	182	<b>400</b>	nA
		$V_{CM} = V^-$	<b>-580</b>	260	<b>580</b>	nA
		$V_{CM} = V^+ - 0.5V$	<b>-400</b>	181	<b>400</b>	nA
		$V_{CM} = V^- + 0.5V$	<b>-580</b>	224	<b>580</b>	nA
Input Offset Current	$I_{OS}$	$V_{CM} = V^+$ to $V^-$	-30	0	30	nA
			<b>-50</b>	0	<b>50</b>	nA
Common-Mode Input Voltage Range	$V_{CMIR}$		<b><math>V^-</math></b>	-	<b><math>V^+</math></b>	V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = V^-$ to $V^+$	-	92	-	dB
		$V_{CM} = V^-$ to $V^+$	<b>70</b>	-	-	dB
		$V_{CM} = V^+ - 0.5V$ to $V^- + 0.5V$	-	91	-	dB
		$V_{CM} = V^+ - 0.5V$ to $V^- + 0.5V$	<b>74</b>	-	-	dB

**Electrical Specifications**  $V_S = \pm 2.5V$ ,  $V_{CM} = V_O = 0V$ ,  $R_L = \text{Open}$ ,  $T_A = +25^\circ\text{C}$ , unless otherwise noted. **Boldface limits apply across the operating temperature range,  $-55^\circ\text{C}$  to  $+125^\circ\text{C}$ ; over a total ionizing dose of 300krad(Si) with exposure of a high dose rate of 50 to 300rad(Si)/s or over a total ionizing dose of 50krad(Si) with exposure at a low dose rate of  $<10\text{mrad(Si)/s}$ . (Continued)**

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (Note 8)	TYP	MAX (Note 8)	UNIT
Power Supply Rejection Ratio	PSRR	V <sup>-</sup> = -2.5V; V <sup>+</sup> = 4.5V to 2.5V; V <sup>+</sup> = 2.5V; V <sup>-</sup> = -4.5V to -2.5V	-	123	-	dB
		V <sup>-</sup> = -2.5V; V <sup>+</sup> = 4.5V to 2.5V; V <sup>+</sup> = 2.5V; V <sup>-</sup> = -4.5V to -2.5V T <sub>A</sub> = +125 °C, T <sub>A</sub> = +25 °C <b>OR</b> T <sub>A</sub> = +25 °C with HDR/LDR radiation	<b>80</b>	-	-	dB
		V <sup>-</sup> = -2.5V; V <sup>+</sup> = 4.5V to 2.5V; V <sup>+</sup> = 2.5V; V <sup>-</sup> = -4.5V to -2.5V T <sub>A</sub> = -55 °C	<b>70</b>	-	-	dB
Open-Loop Gain	A <sub>VOL</sub>	R <sub>L</sub> = 10kΩ to ground	-	118	-	dB
		R <sub>L</sub> = 10kΩ to ground T <sub>A</sub> = +125 °C, T <sub>A</sub> = +25 °C <b>OR</b> T <sub>A</sub> = +25 °C with HDR/LDR radiation	<b>90</b>	-	-	dB
		R <sub>L</sub> = 10kΩ to ground T <sub>A</sub> = -55 °C	<b>80</b>	-	-	dB
Output Voltage High (V <sub>OUT</sub> to V <sup>+</sup> )	V <sub>OH</sub>	R <sub>L</sub> = No Load	-	15	<b>85</b>	mV
		R <sub>L</sub> = 10kΩ	-	23	<b>105</b>	mV
		R <sub>L</sub> = 600Ω	-	-	<b>400</b>	mV
Output Voltage Low (V <sub>OUT</sub> to V <sup>-</sup> )	V <sub>OL</sub>	R <sub>L</sub> = No load	-	11	<b>85</b>	mV
		R <sub>L</sub> = 10kΩ	-	18	<b>105</b>	mV
		R <sub>L</sub> = 600Ω	-	-	<b>400</b>	mV
Supply Current/Amplifier	I <sub>S</sub>	Unity gain	-	1.2	1.5	mA
		T <sub>A</sub> = +25 °C post HDR/LDR radiation	-	-	1.5	mA
		T <sub>A</sub> = -55 °C to +125 °C	-	1.7	<b>2.0</b>	mA
AC SPECIFICATIONS						
Gain Bandwidth Product	GBWP	A <sub>V</sub> = 1, R <sub>L</sub> = 10k	15	17	-	MHz
Voltage Noise Density	e <sub>n</sub>	f = 10kHz	-	12.3	-	nV/√Hz
Current Noise Density	i <sub>n</sub>	f = 10kHz	-	0.313	-	pA/√Hz
Large Signal Slew Rate	SR	A <sub>V</sub> = 1, R <sub>L</sub> = 10kΩ, V <sub>O</sub> = 3V <sub>P-P</sub>	-	35	-	V/μs

**Electrical Specifications**  $V_S = \pm 1.35V$ ,  $V_{CM} = V_O = 0V$ ,  $R_L = \text{Open}$ ,  $T_A = +25^\circ\text{C}$ , unless otherwise noted. Boldface limits apply over the operating temperature range,  $-55^\circ\text{C}$  to  $+125^\circ\text{C}$ ; over a total ionizing dose of 300krad(Si) with exposure of a high dose rate of 50 to 300rad(Si)/s or over a total ionizing dose of 50krad(Si) with exposure at a low dose rate of <10mrads(Si)/s.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (Note 8)	TYP	MAX (Note 8)	UNIT
Offset Voltage	V <sub>OS</sub>	V <sub>CM</sub> = 0V	-400	51	400	μV
		V <sub>CM</sub> = V <sub>+</sub> to V <sub>-</sub>	-500	80	500	μV
Input Offset Channel-to-Channel Match	ΔV <sub>OS</sub>	V <sub>CM</sub> = V <sup>+</sup>	-	79	800	μV
		V <sub>CM</sub> = V <sup>-</sup>		119	800	μV
Input Bias Current	I <sub>B</sub>	V <sub>CM</sub> = 0V	-375	110	375	nA
		V <sub>CM</sub> = V <sup>+</sup>	-375	180	375	nA
		V <sub>CM</sub> = V <sup>-</sup>	-565	225	565	nA
		V <sub>CM</sub> = V <sup>+</sup> - 0.5V	-375	180	375	nA
		V <sub>CM</sub> = V <sup>-</sup> + 0.5V	-565	223	565	nA
Input Offset Current	I <sub>OS</sub>	V <sub>CM</sub> = V <sup>+</sup> to V <sup>-</sup>	-30	0	30	nA
			-50	0	50	nA
Common-Mode Input Voltage Range	V <sub>CMIR</sub>		V <sup>-</sup>	-	V <sup>+</sup>	V
Output Voltage High (V <sub>OUT</sub> to V <sup>+</sup> )	V <sub>OH</sub>	R <sub>L</sub> = No load	-	14	50	mV
		R <sub>L</sub> = 10kΩ	-	19	70	mV
Output Voltage Low (V <sub>OUT</sub> to V <sup>-</sup> )	V <sub>OL</sub>	R <sub>L</sub> = No Load	-	10	50	mV
		R <sub>L</sub> = 10kΩ	-	14	70	mV
Supply Current/Amplifier	I <sub>S</sub>	Unity gain	-	1.1	1.5	mA
		T <sub>A</sub> = +25 °C post HDR/LDR radiation	-	-	1.5	mA
		T <sub>A</sub> = -55 °C to +125 °C	-	1.6	2.0	mA
AC SPECIFICATIONS						
Gain Bandwidth Product	GBWP	A <sub>V</sub> = 1, R <sub>L</sub> = 10k	10	15	-	MHz
Voltage Noise Density	e <sub>n</sub>	f = 10kHz	-	12	-	nV/√Hz
Current Noise Density	i <sub>n</sub>	f = 10kHz	-	0.312	-	pA/√Hz

## NOTE:

8. Compliance to datasheet limits is assured by one or more methods: production test, characterization, and/or design.

## Typical Performance Curves

Unless otherwise specified,  $V_S \pm 18V$ ,  $V_{CM} = 0$ ,  $V_O = 0V$ ,  $T_A = +25^\circ C$ .




FIGURE 3. OFFSET VOLTAGE vs COMMON-MODE VOLTAGE




FIGURE 4.  $I_{BIAS}$  vs COMMON-MODE VOLTAGE




FIGURE 5.  $I_{BIAS}$  vs TEMPERATURE ( $V_S = \pm 18V$ )




FIGURE 6.  $I_{BIAS}$  vs TEMPERATURE ( $V_S = \pm 2.5V$ )




FIGURE 7.  $I_{BIAS}$  vs TEMPERATURE, ( $V_S = \pm 1.5V$ )




FIGURE 8.  $I_{OS}$  vs TEMPERATURE ( $V_S = \pm 18V$ )



## Typical Performance Curves

Unless otherwise specified,  $V_S = \pm 18V$ ,  $V_{CM} = 0$ ,  $V_O = 0V$ ,  $T_A = +25^\circ C$ . (Continued)




FIGURE 9.  $I_{OS}$  vs TEMPERATURE ( $V_S = \pm 2.5V$ )




FIGURE 10.  $I_{OS}$  vs TEMPERATURE ( $V_S = \pm 1.5V$ )




FIGURE 11.  $V_{OS}$  vs TEMPERATURE ( $V_S = \pm 18V$ )




FIGURE 12.  $V_{OS}$  vs TEMPERATURE ( $V_S = \pm 2.5V$ )




FIGURE 13.  $V_{OS}$  vs TEMPERATURE ( $V_S = \pm 1.5V$ )




FIGURE 14.  $A_{VOL}$  vs TEMPERATURE vs SUPPLY VOLTAGE

## Typical Performance Curves

Unless otherwise specified,  $V_S \pm 18V$ ,  $V_{CM} = 0$ ,  $V_O = 0V$ ,  $T_A = +25^\circ C$ . (Continued)




FIGURE 15. NEGATIVE SUPPLY CURRENT vs SUPPLY VOLTAGE




FIGURE 16. POSITIVE SUPPLY CURRENT vs SUPPLY VOLTAGE




FIGURE 17. PSRR+ vs TEMPERATURE vs SUPPLY VOLTAGE




FIGURE 18. PSRR- vs TEMPERATURE vs SUPPLY VOLTAGE




FIGURE 19. CMRR vs TEMPERATURE vs SUPPLY VOLTAGE




FIGURE 20. SHORT-CIRCUIT CURRENT vs TEMPERATURE

## Typical Performance Curves

Unless otherwise specified,  $V_S = \pm 18V$ ,  $V_{CM} = 0$ ,  $V_O = 0V$ ,  $T_A = +25^\circ C$ . (Continued)




FIGURE 21. ( $V_S = \pm 1.5V$ )  $V_{OH}$  vs TEMPERATURE




FIGURE 22. ( $V_S = \pm 2.5V$ )  $V_{OH}$  vs TEMPERATURE




FIGURE 23. ( $V_S = \pm 18V$ )  $V_{OH}$  vs TEMPERATURE




FIGURE 24. ( $V_S = \pm 1.5V$ )  $V_{OL}$  vs TEMPERATURE




FIGURE 25. ( $V_S = \pm 2.5V$ )  $V_{OL}$  vs TEMPERATURE




FIGURE 26. ( $V_S = \pm 18V$ )  $V_{OL}$  vs TEMPERATURE

## Typical Performance Curves

Unless otherwise specified,  $V_S = \pm 18V$ ,  $V_{CM} = 0$ ,  $V_O = 0V$ ,  $T_A = +25^\circ C$ . (Continued)




FIGURE 27. INPUT NOISE VOLTAGE SPECTRAL DENSITY ( $V_S = \pm 18V$ )




FIGURE 28. INPUT NOISE CURRENT SPECTRAL DENSITY ( $V_S = \pm 18V$ )




FIGURE 29. OPEN-LOOP FREQUENCY RESPONSE ( $C_L = 0.01pF$ )




FIGURE 30. OPEN-LOOP FREQUENCY RESPONSE ( $C_L = 10pF$ )




FIGURE 31. OPEN-LOOP FREQUENCY RESPONSE ( $C_L = 22pF$ )




FIGURE 32. OPEN-LOOP FREQUENCY RESPONSE ( $C_L = 47pF$ )

## Typical Performance Curves

Unless otherwise specified,  $V_S \pm 18V$ ,  $V_{CM} = 0$ ,  $V_O = 0V$ ,  $T_A = +25^\circ C$ . (Continued)




FIGURE 33. OPEN-LOOP FREQUENCY RESPONSE ( $C_L = 100pF$ )




FIGURE 34. CMRR vs FREQUENCY




FIGURE 35. PSRR vs FREQUENCY




FIGURE 36. CLOSED LOOP GAIN vs FREQUENCY RESPONSE




FIGURE 37. FEEDBACK RESISTANCE ( $R_F$ ) vs FREQUENCY RESPONSE




FIGURE 38. LOAD RESISTANCE vs FREQUENCY RESPONSE

## Typical Performance Curves

Unless otherwise specified,  $V_S = \pm 18V$ ,  $V_{CM} = 0$ ,  $V_O = 0V$ ,  $T_A = +25^\circ C$ . (Continued)




FIGURE 39. UNITY GAIN RESPONSE vs LOAD CAPACITANCE




FIGURE 40. SUPPLY VOLTAGE vs FREQUENCY RESPONSE




FIGURE 41. CROSSTALK REJECTION vs FREQUENCY




FIGURE 42. SLEW RATE vs STEP SIZE vs TEMPERATURE ( $V_S = \pm 1.5V$ )




FIGURE 43. SLEW RATE vs STEP SIZE vs TEMPERATURE ( $V_S = \pm 2.5V$ )




FIGURE 44. SLEW RATE vs STEP SIZE vs TEMPERATURE ( $V_S = \pm 18V$ )

## Typical Performance Curves

Unless otherwise specified,  $V_S \pm 18V$ ,  $V_{CM} = 0$ ,  $V_O = 0V$ ,  $T_A = +25^\circ C$ . (Continued)




FIGURE 45. SATURATION RECOVERY ( $V_S = \pm 18V$ )




FIGURE 46. SATURATION RECOVERY ( $V_S = \pm 5V$ )




FIGURE 47. SATURATION RECOVERY ( $V_S = \pm 2.5V$ )




FIGURE 48. OVERSHOOT (%) vs LOAD CAPACITANCE




FIGURE 49. INPUT OVERDRIVE RESPONSE

## Post High Dose Rate Radiation Characteristics

Unless otherwise specified,  $V_S = \pm 19.8V$ ,  $V_{CM} = 0$ ,  $V_O = 0V$ ,  $T_A = +25^\circ C$ . This data is typical mean test data post radiation exposure at a high dose rate of 50 to 300rad(Si)/s. This data is intended to show typical parameter shifts due to high dose rate radiation. These are not limits nor are they guaranteed.




FIGURE 50.  $V_{O5}$  SHIFT vs HIGH DOSE RATE RADIATION




FIGURE 51.  $I_{BIAS+}$  SHIFT vs HIGH DOSE RATE RADIATION




FIGURE 52.  $I_{BIAS-}$  SHIFT vs HIGH DOSE RATE RADIATION




FIGURE 53.  $I_{O5}$  SHIFT vs HIGH DOSE RATE RADIATION




FIGURE 54.  $I+$  vs HIGH DOSE RATE RADIATION




FIGURE 55.  $I-$  vs HIGH DOSE RATE RADIATION



## Post Low Dose Rate Radiation Characteristics

Unless otherwise specified,  $V_S = \pm 19.8V$ ,  $V_{CM} = 0$ ,  $V_O = 0V$ ,  $T_A = +25^\circ C$ . This data is typical mean test data post radiation exposure at a low dose rate of  $<10\text{mrad(Si)}/s$ . This data is intended to show typical parameter shifts due to high dose rate radiation. These are not limits nor are they guaranteed.




FIGURE 56.  $V_{OS}$  SHIFT vs LOW DOSE RATE RADIATION




FIGURE 57.  $I_{BIAS+}$  vs LOW DOSE RATE RADIATION




FIGURE 58.  $I_{BIAS-}$  vs LOW DOSE RATE RADIATION




FIGURE 59.  $I_{OS}$  vs LOW DOSE RATE RADIATION




FIGURE 60.  $I^+$  vs LOW DOSE RATE RADIATION




FIGURE 61.  $I^-$  vs LOW DOSE RATE RADIATION

## Applications Information

### Functional Description

The ISL70244SEH contains two high speed, low power op amps designed to take advantage of its full dynamic input and output voltage range with rail-to-rail operation. By offering low power, low offset voltage and low temperature drift coupled with its high bandwidth and enhanced slew rates upwards of 50V/μs, these op amps are ideal for applications requiring both high DC accuracy and AC performance. The ISL70244SEH is manufactured in the Renesas PR40 silicon-on-insulator process, which makes this device immune to single-event latch-up and provides excellent radiation tolerance. This makes it the ideal choice for high reliability applications in harsh radiation-prone environments.

### Operating Voltage Range

The device is designed to operate with a split supply rail from ±1.35V to ±20V or a single supply rail from 2.7V to 40V. The ISL70244SEH is fully characterized in production for supply rails of 5V (±2.5V) and 36V (±18V). The power supply rejection ratio is typically 120dB with a nominal ±18V supply. The worst case common-mode rejection ratio over-temperature is within 1.5V to 2V of each rail. When  $V_{CM}$  is inside that range, the CMRR performance is typically >110dB with ±18V supplies. The minimum CMRR performance over the -55°C to +125°C temperature range and radiation is >70dB over the full common-mode input range for power supply voltages from ±2.5V (5V) to ±18V (36V).

### Input Performance

The slew enhanced front end is a block that is placed in parallel with the main input stage and functions based on the input differential voltage.

### Input ESD Diode Protection

The input terminals (IN+ and IN-) have internal ESD protection diodes to the positive and negative supply rails, series connected 600Ω current limiting resistors, and an anti-parallel diode pair across the inputs.




FIGURE 62. INPUT ESD DIODE CURRENT LIMITING, UNITY GAIN

### Output Short-Circuit Current Limiting

The output current limit has a worst case minimum limit of ±8mA but may reach as high as ±100mA. The op amp can withstand a short-circuit to either rail for a short duration (<1s) as long as the maximum operating junction temperature is not violated. This applies to only one amplifier at a given time. Continued use of the device in these conditions may degrade the

long term reliability of the part and is not recommended.

Figure 20 on page 10 shows the typical short-circuit currents that can be expected. The ISL70244SEH's current limiting circuitry will automatically lower the current limit of the device if short-circuit conditions carry on for extended periods of time in an effort to protect itself from malfunction. However, extended operation in this mode will degrade the output rail-to-rail performance by pulling  $V_{OH}/V_{OL}$  away from the rails.

### Output Phase Reversal

Output phase reversal is a change of polarity in the amplifier transfer function when the input voltage exceeds the supply voltage. The ISL70244SEH is immune to output phase reversal, even when the input voltage is 1V beyond the supplies. This is illustrated in Figure 49 on page 15.

### Power Dissipation

It is possible to exceed the +150°C maximum junction temperatures under certain load and power supply conditions. It is therefore important to calculate the maximum junction temperature ( $T_{JMAX}$ ) for all applications to determine if power supply voltages, load conditions, or package type need to be modified to remain in the safe operating area. These parameters are related using Equation 1:

$$T_{JMAX} = T_{MAX} + \theta_{JA} \times PD_{MAXTOTAL} \quad (EQ. 1)$$

where:

- $PD_{MAXTOTAL}$  is the sum of the maximum power dissipation of each amplifier in the package ( $PD_{MAX}$ )

$PD_{MAX}$  for each amplifier can be calculated using Equation 2:

$$PD_{MAX} = V_S \times I_{qMAX} + (V_S - V_{OUTMAX}) \times \frac{V_{OUTMAX}}{R_L} \quad (EQ. 2)$$

where:

- $T_{MAX}$  = Maximum ambient temperature
- $\theta_{JA}$  = Thermal resistance of the package
- $PD_{MAX}$  = Maximum power dissipation of 1 amplifier
- $V_S$  = Total supply voltage
- $I_{qMAX}$  = Maximum quiescent supply current of 1 amplifier
- $V_{OUTMAX}$  = Maximum output voltage swing of the application

### Slew Rate Enhancement

The ISL70244SEH has slew enhanced front end that increases the drive on the output transistors proportional to the differential voltage across the inputs. This increase in output drive shows up as increased transient current on top of the op amp's steady state supply current. If the voltage differential between the inputs remains constant, as in comparator applications, the added drive current to the output transistors will become steady state and increase the DC power supply current of the IC. For this reason, we recommended not using the ISL70244SEH in a comparator configuration.

## Unused Channel Configuration

If the application does not require the use of all four op amps, the user must configure the unused channels to prevent them from oscillating. Any unused channels will oscillate if the input and output pins are floating. This results in higher than expected supply currents and possible noise injection into any of the active channels being used. The proper way to prevent oscillation is to short the output to the inverting input and tie the positive input to a known voltage, such as mid-supply.

When the  $V^-$  supply is less than or equal to  $-1.0V$ , configure your op amp as in [Figure 63](#), otherwise follow the configuration shown in [Figure 64](#). The resistors in [Figure 64](#) are of equal value and high resistance ( $\geq 10k\Omega$ ) to minimize current draw, while keeping the positive input at mid-supply. All unused op amps can have their inputs tied to the same resistor divider to minimize the number of components.

Tying the positive input to ground in [Figure 64](#) (where  $V^- = GND$ ) would produce a voltage differential across the inputs as the inverting input would be at the op amp's  $V_{OL}$  and the positive input would be at  $GND$ , thereby increasing the steady state supply current. Although this will not damage the op amp, the increased supply current would result in additional unnecessary power dissipation.




FIGURE 63. PREVENTING OSCILLATIONS IN UNUSED CHANNELS, SPLIT SUPPLY




FIGURE 64. PREVENTING OSCILLATIONS IN UNUSED CHANNELS, SINGLE SUPPLY

## Die Characteristics

### Die Dimensions

2410 $\mu$ m x 1961 $\mu$ m (95 mils x 77 mils)  
Thickness: 483 $\mu$ m  $\pm$ 25 $\mu$ m (19 mils  $\pm$ 1 mil)

### Interface Materials

#### GLASSIVATION

Type: Nitrox  
Thickness: 15kÅ

#### TOP METALLIZATION

Type: AlCu (99.5%/0.5%)  
Thickness: 30kÅ

#### BACKSIDE FINISH

Silicon

#### PROCESS

PR40

## Assembly Related Information

### SUBSTRATE POTENTIAL

Floating

### Additional Information

#### WORST CASE CURRENT DENSITY

<2x10<sup>5</sup>A/cm<sup>2</sup>

#### TRANSISTOR COUNT

365

### Weight of Packaged Device

0.3958 grams (typical)

### Lid Characteristics

Finish: Gold

Potential: Unbiased, tied to package pin 6

Case Isolation to Any Lead: 20x10<sup>9</sup>  $\Omega$  (minimum)

## Metallization Mask Layout




TABLE 1. DIE LAYOUT X-Y COORDINATES

PAD NAME	PAD NUMBER	X ( $\mu\text{m}$ )	Y ( $\mu\text{m}$ )	dX ( $\mu\text{m}$ )	dY ( $\mu\text{m}$ )	BOND WIRES PER PAD
OUTB	1	1015.5	664.0	110	110	1
V+	2	557.0	664.0	110	110	1
OUTA	3	-317.0	664.0	110	110	1
-INA	4	-1015.5	658.0	110	110	1
+INA	5	-1015.5	270.5	110	110	1
V-	12	-1015.5	-918.0	110	110	1
+INB	21	1015.5	62.0	110	110	1
-INB	22	1015.5	449.5	110	110	1



## NOTE:

9. Origin of coordinates is the centroid of the die.

**Revision History** The revision history provided is for informational purposes only and is believed to be accurate, however, not warranted. Please go to the web to make sure that you have the latest revision.

DATE	REVISION	CHANGE
Feb 23, 2018	FN8592.3	Updated Related Literature. Added Notes 3 and 4. Added "Slew Rate Enhancement" on page 18. Updated "Unused Channel Configuration" on page 19. Removed the About Intersil section and updated the disclaimer.
Sep 1, 2016	FN8592.2	Updated x-axis and y-axis label on Figure 2 on page 1. Updated Note 2.
Jun 12, 2015	FN8592.1	Updated Related Literature Section on page 1. In the Ordering Information Table on page 3, updated FG name from "ISL70244SEHVX/SAMPLE and ISL70244SEHF/SAMPLE" to ISL70244SEHX/SAMPLE.
Sep 22, 2014	FN8592.0	Initial release

# Ceramic Metal Seal Flatpack Packages (Flatpack)



K10.A MIL-STD-1835 CDFP3-F10 (F-4A, CONFIGURATION B)  
10 LEAD CERAMIC METAL SEAL FLATPACK PACKAGE

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.045	0.115	1.14	2.92	-
b	0.015	0.022	0.38	0.56	-
b1	0.015	0.019	0.38	0.48	-
c	0.004	0.009	0.10	0.23	-
c1	0.004	0.006	0.10	0.15	-
D	-	0.290	-	7.37	3
E	0.240	0.260	6.10	6.60	-
E1	-	0.280	-	7.11	3
E2	0.125	-	3.18	-	-
E3	0.030	-	0.76	-	7
e	0.050 BSC		1.27 BSC		-
k	0.008	0.015	0.20	0.38	2
L	0.250	0.370	6.35	9.40	-
Q	0.026	0.045	0.66	1.14	8
S1	0.005	-	0.13	-	6
M	-	0.0015	-	0.04	-
N	10		10		-

Rev. 0 3/07

NOTES:

1. Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark. Alternately, a tab (dimension k) may be used to identify pin one.
2. If a pin one identification mark is used in addition to a tab, the limits of dimension k do not apply.
3. This dimension allows for off-center lid, meniscus, and glass overrun.
4. Dimensions b1 and c1 apply to lead base metal only. Dimension M applies to lead plating and finish thickness. The maximum limits of lead dimensions b and c or M shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied.
5. N is the maximum number of terminal positions.
6. Measure dimension S1 at all four corners.
7. For bottom-brazed lead packages, no organic or polymeric materials shall be molded to the bottom of the package to cover the leads.
8. Dimension Q shall be measured at the point of exit (beyond the meniscus) of the lead from the body. Dimension Q minimum shall be reduced by 0.0015 inch (0.038mm) maximum when solder dip lead finish is applied.
9. Dimensioning and tolerancing per ANSI Y14.5M - 1982.
10. Controlling dimension: INCH.

For the most recent package outline drawing, see [K10.A](#).

## Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
  2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
  3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
  4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
  5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.
  6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
  7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
  8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
  9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
  10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
  11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
  12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.4.0-1 November 2017)



### SALES OFFICES

### Renesas Electronics Corporation

<http://www.renesas.com>

Refer to "<http://www.renesas.com/>" for the latest and detailed information.

**Renesas Electronics America Inc.**  
1001 Murphy Ranch Road, Milpitas, CA 95035, U.S.A.  
Tel: +1-408-432-8888, Fax: +1-408-434-5351

**Renesas Electronics Canada Limited**  
9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3  
Tel: +1-905-237-2004

**Renesas Electronics Europe Limited**  
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K  
Tel: +44-1628-651-700, Fax: +44-1628-651-804

**Renesas Electronics Europe GmbH**  
Arcadiastrasse 10, 40472 Düsseldorf, Germany  
Tel: +49-211-6503-0, Fax: +49-211-6503-1327

**Renesas Electronics (China) Co., Ltd.**  
Room 1709 Quantum Plaza, No.27 ZhichunLu, Haidian District, Beijing, 100191 P. R. China  
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

**Renesas Electronics (Shanghai) Co., Ltd.**  
Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, 200333 P. R. China  
Tel: +86-21-2226-0888, Fax: +86-21-2226-0999

**Renesas Electronics Hong Kong Limited**  
Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong  
Tel: +852-2265-6688, Fax: +852-2886-9022

**Renesas Electronics Taiwan Co., Ltd.**  
13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan  
Tel: +886-2-8175-9600, Fax: +886-2-8175-9670

**Renesas Electronics Singapore Pte. Ltd.**  
80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949  
Tel: +65-6213-0200, Fax: +65-6213-0300

**Renesas Electronics Malaysia Sdn.Bhd.**  
Unit 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia  
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

**Renesas Electronics India Pvt. Ltd.**  
No.777C, 100 Feet Road, HAL 2nd Stage, Indiranagar, Bangalore 560 038, India  
Tel: +91-80-67208700, Fax: +91-80-67208777

**Renesas Electronics Korea Co., Ltd.**  
17F, KAMCO Yangjae Tower, 262, Gangnam-daero, Gangnam-gu, Seoul, 06265 Korea  
Tel: +82-2-558-3737, Fax: +82-2-558-5338