

ISL71090SEH12

1.25V Radiation Hardened Ultra Low Noise, Precision Voltage Reference

FN8452 Rev 4.00 March 18, 2016

The <u>ISL71090SEH12</u> is an ultra low noise, high DC accuracy precision voltage reference with a wide input voltage range from 4V to 30V. The ISL71090SEH12 uses the Intersil advanced bipolar technology to achieve $1\mu V_{P-P}$ noise at 0.1Hz with an accuracy over temperature of 0.15% and an accuracy over radiation of 0.15%.

The ISL71090SEH12 offers a 1.25V output voltage with 10ppm/°C temperature coefficient and also provides excellent line and load regulation. The device is offered in an 8 Ld flatpack package.

The ISL71090SEH12 is ideal for high-end instrumentation, data acquisition and applications requiring high DC precision where low noise performance is critical.

Applications

- · RH voltage regulators precision outputs
- Precision voltage sources for data acquisition system for space applications
- . Strain and pressure gauge for space applications

Features

• Reference output voltage1.25V ±0.05%
Accuracy over temperature±0.15%
Accuracy over radiation ±0.15%
• Output voltage noise
• Supply current 930µA (typ)
• Tempco (box method)
Output current capability
• Line regulation
• Load regulation
Operating temperature range
Radiation environment
- High dose rate (50 to 300rad(Si)/s)100krad(Si)
- Low dose rate (0.01rad(Si)/s)100krad(Si)*

• Electrically screened to SMD 5962-13211

Related Literature

- AN1847, "ISL71090SEH12, ISL71090SEH25, ISL71090SEH50, ISL71090SEH75 User's Guide"
- AN1848, "Single Event Effects (SEE) Testing of the ISL71090SEH Precision Voltage Reference"
- AN1849, "Total Dose Testing of the ISL71090SEH Precision"




FIGURE 1. ISL71090SEH12 TYPICAL APPLICATION DIAGRAM




FIGURE 2. V_{OUT} vs TEMPERATURE

Ordering Information

ORDERING NUMBER (Notes 1, 2)	PART NUMBER	V _{OUT} OPTION (V)	TEMP RANGE (°C)	PACKAGE (RoHS Compliant)	PKG. DWG. #
5962R1321101VXC	ISL71090SEHVF12	1.25	-55 to +125	8 Ld Flatpack	K8.A
ISL71090SEHF12/PROTO	ISL71090SEHF12/PR0T0	1.25	-55 to +125	8 Ld Flatpack	K8.A
5962R1321101V9A	ISL71090SEHVX12	1.25	-55 to +125	Die	
ISL71090SEHX12SAMPLE	ISL71090SEHX12SAMPLE	1.25	-55 to +125	Die	
ISL71090SEH12EV1Z	Evaluation Board	1		•	

NOTES:

- 1. These Intersil Pb-free Hermetic packaged products employ 100% Au plate e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations.
- 2. Specifications for Rad Hard QML devices are controlled by the Defense Logistics Agency Land and Maritime (DLA). The SMD numbers listed in the "Ordering Information" table must be used when ordering.

TABLE 1. KEY DIFFERENCES BETWEEN FAMILY OF PARTS

PART NUMBER	V _{OUT} (V)	TEMPCO (ppm/°C)	OUTPUT VOLTAGE NOISE (μV_{P-P})	LOAD REGULATION (ppm/mA)
ISL71090SEH12	1.25	10	1	35
ISL71090SEH25	2.5	10	2	2.5
ISL71090SEH50	5.0	10	1.1	10
ISL71090SEH75	7.5	10	1	10



Pin Configuration


ISL71090SEH12 (8 LD FLATPACK) TOP VIEW





NOTE: The ESD triangular mark is indicative of pin #1. It is a part of the device marking and is placed on the lid in the quadrant where pin #1 is located.

Pin Descriptions

PIN NUMBER	PIN NAME	ESD CIRCUIT	DESCRIPTION	
1, 7, 8	DNC	3 Do not connect. Internally terminated.		
2	VIN	1	1 Input voltage connection.	
3	COMP	2	Compensation and noise reduction capacitor.	
4	GND	1	Ground connection. Also connected to the lid.	
5	TRIM	2	Voltage reference trim input.	
6	VOUT	2	Voltage reference output.	







Functional Block Diagram




FIGURE 3. FUNCTIONAL BLOCK DIAGRAM

Typical Trim Application Diagram




FIGURE 4. TYPICAL TRIM APPLICATION DIAGRAM

Absolute Maximum Ratings

Maximum Voltage
V _{IN} to GND0.5V to +40V
V_{IN} to GND at an LET = 86MeV • cm ² /mg0.5V to +36V
V _{OUT} to GND (10s)0.5V to V _{OUT} + 0.5V
Voltage on any Pin to Ground0.5V to +V _{OUT} + 0.5V
Voltage on DNC Pins No connections permitted to these pins
ESD Ratings
Human Body Model (Tested per MIL-PRF-883 3015.7) 2kV
Machine Model (Tested per JESD22-A115-A)200V
Charged Device Model (Tested per JESD22-C101D)

Thermal Information

Thermal Resistance (Typical)	$\theta_{JA}(^{c}C/W)$	θ_{JC} (°C/W)
8 Ld Flatpack Package (Notes 3, 4)	140	15
Storage Temperature Range	6	5°C to +150°C
Maximum Junction Temperature (T _{JMAX})		+150°C

Recommended Operating Conditions

V _{IN}	 4.0V to +30V
Temperature Range	 -55°C to +125°C

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

- 3. θ_{JA} is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
- 4. For θ_{JC} the "case temp" location is the center of the ceramic on the package underside.
- 5. Product capability established by initial characterization. The "EH" version is acceptance tested on a wafer-by-wafer basis to 50krad(Si) at low dose rate.
- 6. The output capacitance used for SEE testing is C_{IN} = 0.1 μ F and C_{OUT} = 1 μ F.

Electrical Specifications for Flatpack $V_{IN} = 5V$, $I_{OUT} = 0$ mA, $C_L = 0.1 \mu$ F and $C_C = 1$ nF unless otherwise specified. Boldface limits apply after radiation at +25°C and across the operating temperature range, -55°C to +125°C without radiation, unless otherwise specified.

PARAMETER	DESCRIPTION	TEST CONDITIONS	MIN (<u>Note 7</u>)	TYP	MAX (Note 7)	UNIT
V _{out}	Output Voltage			1.252		V
V _{OA}	V _{OUT} Accuracy at T _A = +25°C	V _{OUT} = 1.252V, (<u>Note 9</u>)	-0.05		+0.05	%
	V _{OUT} Accuracy at T _A = -55°C to +125°C	V _{OUT} = 1.252V, (<u>Note 9</u>)	-0.15		+0.15	%
	V _{OUT} Accuracy at T _A = +25 °C, Post Radiation	V _{OUT} = 1.252V, (<u>Note 9</u>)	-0.15		+0.15	%
TC V _{OUT}	Output Voltage Temperature Coefficient (<u>Note 8</u>)				10	ppm/°0
V _{IN}	Input Voltage Range		4		30	٧
I _{IN}	Supply Current			0.930	1.280	mA
$\Delta V_{OUT}/\Delta V_{IN}$	Line Regulation	V _{IN} = 4V to 30V		8	18	ppm/\
$\Delta V_{OUT}/\Delta I_{OUT}$	Load Regulation	Sourcing: 0mA ≤ I _{OUT} ≤ 20mA		35	55	ppm/m
V _D	Dropout Voltage (<u>Note 10</u>)	I _{OUT} = 10mA		1.70	2.25	V
I _{SC+}	Short-Circuit Current	T _A = +25 °C, V _{OUT} tied to GND		53		mA
I _{SC-}	Short-Circuit Current	T _A = +25 °C, V _{OUT} tied to V _{IN}		-23		mA
t _R	Turn-On Settling Time	90% of final value, $C_L = 1.0 \mu F$, $C_C = open$		250		μs
PSRR	Ripple Rejection	f = 120Hz		90		dB
e _N	Output Voltage Noise	0.1Hz ≤ f ≤ 10Hz		1.0		μV _{P-P}
V _N	Broadband Voltage Noise	10Hz ≤ f ≤ 1kHz		1.2		μV _{RMS}
	Noise Density	f = 1kHz, V _{IN} = 6V		21		nV/√H
$\Delta V_{OUT}/\Delta t$	Long Term Drift	T _A = +125°C, 1000hrs		15		ppm



Electrical Specifications for Die $V_{IN} = 5V$, $I_{OUT} = 0$, $C_L = 0.1 \mu F$ and $C_C = 0.01 \mu F$ unless otherwise specified. Boldface limits apply after radiation at +25 °C and across the operating temperature range, -55 °C to +125 °C without radiation, unless otherwise specified. Specifications over temperature are guaranteed but not production tested on die.


PARAMETER	DESCRIPTION	TEST CONDITIONS	MIN (Note 7)	TYP	MAX (Note 7)	UNIT
V _{out}	Output Voltage			1.252		V
V _{OA}	V _{OUT} Accuracy at T _A = +25 °C	V _{OUT} = 1.252V (<u>Note 11</u>)	-0.05		+0.05	%
	V _{OUT} Accuracy at T _A = -55°C to +125°C	V _{OUT} = 1.252V (<u>Note 11</u>)	-0.15		+0.15	%
	V _{OUT} Accuracy at T _A = +25°C, Post Radiation	V _{OUT} = 1.252V (<u>Note 11</u>)	-0.15		+0.15	%
TC V _{OUT}	Output Voltage Temperature Coefficient (<u>Note 8</u>)				10	ppm/°C
V _{IN}	Input Voltage Range		4		30	V
I _{IN}	Supply Current			0.930	1.280	mA
$\Delta V_{OUT}/\Delta V_{IN}$	Line Regulation	V _{IN} = 4V to 30V		8	18	ppm/V
$\Delta V_{OUT}/\Delta I_{OUT}$	Load Regulation	Sourcing: 0mA ≤ I _{OUT} ≤ 20mA		35	55	ppm/mA
V_{D}	Dropout Voltage (Note 10)	I _{OUT} = 10mA		1.70	2.25	V

NOTES:

- 7. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.
- 8. Over the specified temperature range. Temperature coefficient is measured by the box method whereby the change in V_{OUT(max)} V_{OUT(min)} is divided by the temperature range; in this case, -55 °C to +125 °C = +180 °C.
- 9. Post-reflow drift for the ISL71090SEH12 devices can be 100µV typical based on experimental results with devices on FR4 double sided boards. The engineer must take this into account when considering the reference voltage after assembly.
- 10. Dropout Voltage is the minimum $V_{IN} V_{OUT}$ differential voltage measured at the point where V_{OUT} drops 1mV from V_{IN} = nominal at T_A = +25°C.
- 11. The V_{OUT} accuracy is based on die mount with Silver Glass die attach material such as "QMI 2569" or equivalent in a package with an Alumina ceramic substrate.



Typical Performance Curves $V_{IN} = 5V$, $V_{OUT} = 1.252V$, $T_A = +25^{\circ}C$, $C_{OUT} = 0.1\mu F$, COMP = 1nF unless otherwise specified.






FIGURE 5. LINE REGULATION OVER-TEMPERATURE (0mA)

FIGURE 6. LOAD REGULATION OVER-TEMPERATURE AT V_{IN} = 5V (ppm/mA)




FIGURE 7. V_{OUT} vs V_{IN} AT 0mA, 20mA AND -10mA




FIGURE 8. DROPOUT VOLTAGE FOR 1.25V





FIGURE 9. LOAD TRANSIENT (0mA TO 1mA)



Typical Performance Curves $V_{IN} = 5V$, $V_{OUT} = 1.252V$, $T_A = +25 \,^{\circ}$ C, $C_{OUT} = 0.1 \mu F$, COMP = 1nF unless otherwise specified. (Continued)






FIGURE 10. TURN-ON SETTLING TIME

FIGURE 11. TYPICAL TEMPERATURE COEFFICIENT PLOT FOR 5 UNITS




FIGURE 12. NOISE DENSITY vs FREQUENCY (V_{IN} = 6.0V, I_{OUT} = 0mA, C_{IN} = 0.1 μ F, C_{OUT} = 1 μ F, COMP = 1nF)




FIGURE 13. PSRR (+25 °C, V_{IN} = 5V, V_{OUT} = 1.252V, I_{OUT} = 0mA, C_{IN} = 0.1 μ F, C_{OUT} = 1 μ F, COMP = 1nF, V_{SIG} = 300m V_{P-P})

Device Operation

Bandgap Precision Reference

The ISL71090SEH12 uses a bandgap architecture and special trimming circuitry to produce a temperature compensated, precision voltage reference with high input voltage capability and moderate output current drive.

Applications Information

Board Mounting Considerations

For applications requiring the highest accuracy, board mounting location should be reviewed. The device uses a ceramic flatpack package. Generally, mild stresses to the die when the Printed Circuit (PC) board is heated and cooled, can slightly change the shape. Because of these die stresses, placing the device in areas subject to slight twisting can cause degradation of reference voltage accuracy. It is normally best to place the device near the edge of a board, or on the shortest side, because the axis of bending is most limited in that location. Mounting the device in a cutout also minimizes flex. Obviously, mounting the device on flexprint or extremely thin PC material will likewise cause loss of reference accuracy.

Board Assembly Considerations

Some PC board assembly precautions are necessary. Normal output voltage shifts of typically 100 μ V can be expected with Pb-free reflow profiles or wave solder on multilayer FR4 PC boards. Precautions should be taken to avoid excessive heat or extended exposure to high reflow or wave solder temperatures.

Noise Performance and Reduction

The output noise voltage over the 0.1Hz to 10Hz bandwidth is typically $1\mu V_{P-P}$. The noise measurement is made with a 9.9Hz bandpass filter. Noise in the 10Hz to 1kHz bandwidth is approximately 1.6 μV_{RMS} , with 0.1 μF capacitance on the output. This noise measurement is made with a bandpass filter of 990Hz. Load capacitance up to $10\mu F$ (with COMP capacitor from Table 2) can be added but will result in only marginal improvements in output noise and transient response.

Turn-On Time

Normal turn-on time is typically 250 μ s, the circuit designer must take this into account when looking at power-up delays or sequencing.

Temperature Coefficient

The limits stated for Temperature Coefficient (Tempco) are governed by the method of measurement. The overwhelming standard for specifying the temperature drift of a reference is to measure the reference voltage at two temperatures, which provide for the maximum voltage deviation and take the total variation, (V_{HIGH} - V_{LOW}), this is then divided by the temperature extremes of measurement (T_{HIGH} - T_{LOW}). The result is divided by the nominal reference voltage (at T = +25 °C) and multiplied by 10^6 to yield ppm/ °C. This is the "Box" method for specifying temperature coefficient.

Output Voltage Adjustment

The output voltage can be adjusted above and below the factory-calibrated value via the trim terminal. The trim terminal is the negative feedback divider point of the output op amp. The voltage at the trim pin is set at approximately 1.216V by the internal bandgap and amplifier circuitry of the voltage reference. The suggested method to adjust the output is to connect a $1M\Omega$ external resistor directly to the trim terminal and connect the other end to the wiper of a potentiometer that has a $100k\Omega$ resistance and whose outer terminals connect to V_{OUT} and ground. If a $1M\Omega$ resistor is connected to trim, the output adjust range will be ±6.3mV. The TRIM pin should not have any capacitor tied to its output, also it is important to minimize the capacitance on the trim terminal during layout to preserve output amplifier stability. It is also best to connect the series resistor directly to the trim terminal, to minimize that capacitance and also to minimize noise injection. Small trim adjustments will not disturb the factory-set temperature coefficient of the reference, but trimming near the extreme values can.

Output Stage

The output stage of the device has a push-pull configuration with a high-side PNP and a low-side NPN. This helps the device to act as a source and sink. The device can source 20mA.

Use of COMP Capacitor

The reference can be compensated for the C_{OUT} capacitors used by adding a capacitor from COMP pin to GND. See <u>Table 2</u> for recommended values of the COMP capacitor.

TABLE 2. RECOMMENDED VALUES OF COMP CAPACITOR

С _{оит} (µF)	C _{COMP} (nF)
0.1	1
1	10
10	30

SEE Testing

The device was tested under ion beam at an LET of $86 MeV \cdot cm^2/mg$. The device did not latch up or burn out to a V_{DD} of 36V and at $+125\,^{\circ}C$. Single Event transients were observed and are summarized in Table 3:

TABLE 3. OBSERVATION OF SINGLE EVENT TRANSIENTS

V _{IN} (V)	I _{OUT} (mA)	C _{OUT} (μF)	SET (% V _{OUT})
4	5	1	-4.6
30	5	1	-4.4
30	5	10	-1.0

DNC Pins

These pins are for trimming purpose and for factory use only. Do not connect these to the circuit in any way. It will adversely effect the performance of the reference.



Package Characteristics

Weight of Packaged Device

0. 31 Grams (Typical)

Lid Characteristics

Finish: Gold

Potential: Connected to lead #4 (GND) Case Isolation to Any Lead: 20 x $10^9 \, \Omega$ (min)

Die Characteristics

Die Dimensions

1464 μ m x 1744 μ m (58 mils x 69 mils) Thickness: 483 μ m \pm 25 μ m (19 mils \pm 1 mil)

Interface Materials

GLASSIVATION

Type: Nitrox Thickness: 15kÅ

Top Metallization

Type: AlCu (99.5%/0.5%) Thickness: 30kÅ

BACKSIDE FINISH

Silicon

ASSEMBLY RELATED INFORMATION

SUBSTRATE POTENTIAL

Floating

ADDITIONAL INFORMATION

WORST CASE CURRENT DENSITY

 $<2 x 10^5 A/cm^2$

PROCESS

Dielectrically Isolated Advanced Bipolar Technology- PR40 SOI

Metallization Mask Layout






TABLE 4. DIE LAYOUT X-Y COORDINATES

PAD NAME	PAD NUMBER	Χ (μm)	Υ (μm)	BOND WIRES PER PAD
GND PWR	2	-104	0	1
GND QUIET	1	0	0	1
COMP	3	-108	589	1
VS	4	-125	1350	1
DNC	5	-108	1452	1
DNC	6	1089	1452	1
DNC	7	1089	1350	1
VOUT SENSE	8	1072	598	1
VOUT FORCE	9	1088	1	1
TRIM	10	985	-25	1

NOTES:

- 12. Origin of coordinates is the centroid of GND QUIET.
- 13. Bond wire size is 1.0 mil.

Revision HistoryThe revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to the web to make sure that you have the latest revision.

DATE	REVISION	CHANGE
March 18, 2016	FN8452.4	-Changed title from "Radiation Hardened Ultra Low Noise, Precision Voltage Reference" to "1.25V Radiation Hardened Ultra Low Noise, Precision Voltage Reference" -Updated Related Literature document titles to match titles on the actual documents. -Added Table 1 on page 2. On page 5: -Changed Electrical Specification for Flatpack note from: "Boldface limits apply over the operating temperature range, -55°C to +125°C and radiation." To: "Boldface limits apply after radiation at +25°C or across the operating temperature range, -55°C to +125°C without radiation, unless otherwise specified. -For parameter VOA (row 4) in Electrical Specifications for Flatpack table changed description from: "VOUT Accuracy, Post Rad", to: "VOUT Accuracy at TA = +25°C, Post Rad" and for parameters VOA (rows 2, 3, 4) added "Note 9" to Conditions column. On page 6: -Changed Electrical Specification for Die note from: "Boldface limits apply over the operating temperature range, -55°C to +125°C and radiation." To: "Boldface limits apply after radiation at +25°C or across the operating temperature range, -55°C to +125°C without radiation, unless otherwise specified. - Added "VOA Post Rad" parameter, and for VOA (rows 2, 3, and 4) parameters added "Note 11" to Conditions column.
August 14, 2015	FN8452.3	Updated second sentence on page 1 From: The ISL71090SEH12 uses the Intersil Advanced Bipolar technology to achieve sub 1µVP-P noise at 0.1Hz with an accuracy over temperature and radiation of 0.15%. To: The ISL71090SEH12 uses the Intersil Advanced Bipolar technology to achieve sub 1µVP-P noise at 0.1Hz with an accuracy over temperature of 0.15% and an accuracy over radiation of 0.15%. Updated Features to have accuracy over-temperature and radiation on separate lines Updated output capacitor in Figure 1 from 1µF to 0.1µF. Added "Typical Trim Application Diagram" on page 4 Added in Electrical Spec Table "V _{OUT} Accuracy at T_A = +25°C, Post Radiation" on page 5 Updated Table 2 on page 9 second and last rows from 1, 1, 10, 10 to 1, 10, 10, 30 and added titles to both Tables 2 and 3. Updated POD K8.A to most recent revision. Change is as follows: Modified Note 2 by adding the words"in addition to or instead of"



Revision HistoryThe revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to the web to make sure that you have the latest revision. **(Continued)**

DATE	REVISION	CHANGE
September 13, 2013	FN8452.2	Changed the output voltage noise value from 2μVP-P to 1μVP-P throughout the datasheet.
		Figures 7, 11 changed VOUT value from VOUT = 1.25 to VOUT = 1.252
		Removed (VOUT = 1.25V) from "Noise Performance and Reduction" section.
		Updated Related Literature on page 1, as follow: Changed the link from AN1863 to AN1848 and AN1864 to AN1849. Changed SEH12 to SEHXX.
		Electrical specifications table for output voltage (V_{OIIT}) on page 5 and page 6 : Removed V_{IN} = 5V from
		conditions cell.
		Electrical specifications table for dropout voltage on page 5 and page 6: Changed VOUT = 1.25V @ 10mA to
		IOUT @ 10mA.
		Electrical specifications table for VOA on page 5 and page 6: Updated conditions cell from VOUT = 1.25V TO
		VOUT=1.252V.
		Electrical specifications table for Flatpack on page 5 as follow: Removed $V_{OUT} = 1.25V$ from Input Voltage
		Range, Line Regulation, Dropout Voltage, Output Voltage Noise, Broadband Voltage Noise, Noise Density.
		Electrical specifications table for Die on page 6 as follow: Removed V _{OUT} = 1.25V from Input Voltage Range,
		Line Regulation, Dropout Voltage.
		Figure 7 on page 6: Added slew rate: 2 mA/us.
		Typical Performance Curves on page 7 added to header: " $C_{OUT} = 0.1 \mu F$, COMP = $1 n F$ ".
		Added die sale part number to Electrical spec table on page 6.
		Electrical Spec on page 5: Changed $C_C = 0.02\mu F$ to $C_C = 1 nF$ and changed $I_{OUT} = 0$ to $I_{OUT} = 0 mA$.
		Added the part numbers ISL71090SEHVX12 and ISL71090SEHX12SAMPLE to ordering information table on
		page 2.
		Figure 1 on page 1: Added 1nF cap on comp pin.
		Added a note to Pin Configuration on page 3.
		Removed a note from Electrical spec table on page 6.
August 8, 2013	FN8452.1	Update app note link in Related literature from AN1862 to AN1847.
June 26, 2013	FN8452.0	Initial Release.

About Intersil

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets.

For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at www.intersil.com.

You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask.

Reliability reports are also available from our website at www.intersil.com/support

© Copyright Intersil Americas LLC 2013-2016. All Rights Reserved.

All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com





Package Outline Drawing


K8.A

8 LEAD CERAMIC METAL SEAL FLATPACK PACKAGE

Rev 4, 12/14







NOTES:

1. Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark. Alternately, a tab may be used to identify pin one.

\(\frac{1}{2}\) If a pin one identification mark is used in addition to or instead of a tab, the limits of the tab dimension do not apply.

\tag{The maximum limits of lead dimensions (section A-A) shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied.

 $\sqrt{4.}$ Measure dimension at all four corners.

For bottom-brazed lead packages, no organic or polymeric materials shall be molded to the bottom of the package to cover the leads.

6 Dimension shall be measured at the point of exit (beyond the meniscus) of the lead from the body. Dimension minimum shall be reduced by 0.0015 inch (0.038mm) maximum when solder dip lead finish is applied.

- 7. Dimensioning and tolerancing per ANSI Y14.5M 1982.
- 8. Controlling dimension: INCH.