

## ISL9201

NOT RECOMMENDED FOR NEW DESIGNS NO RECOMMENDED REPLACEMENT contact our Technical Support Center at 1-888-INTERSIL or www.intersil.com/tsc

# DATASHEET

FN6429 Rev 1.00 February 22, 2007

Li-ion Battery Charger

The ISL9201 is an integrated single-cell Li-ion or Li-polymer charger capable of operating at an input voltage as low as 2.5V. The low operating voltage allows the charger to work with a variety of AC adapters.

The ISL9201 operates as a linear charger when the AC adapter is a voltage source. The battery is charged in a standard Li-ion charge profile, i.e. a constant current phase followed be a constant voltage phase (CC/CV). The charge current during the constant current phase is determined by the external resistor connected to the IREF pin. When the adapter output is a current-limited voltage source and the current limit is smaller than the programmed constant current of the IC, the ISL9201 operates as a pulse charger where the charge current is determined by the current limit of the AC adapter during the constant current phase. The ISL9201 operates in a linear mode during the constant voltage phase in both adapter cases.

The ISL9201 incorporates Thermaguard  $^{TM}$ , which protects the IC against over-temperature. If the die temperature rises above a typical value of +110  $^{\circ}$ C, the thermal foldback function reduces the charge current to prevent further temperature rise. The ISL9201 also includes a timer to set the time reference for the delay time of the end-of-charge (EOC) and recharge indications. The timer is programmable with an external capacitor. A logic input and an open-drain logic output are available for controlling the charger and indicating the charger status. The  $\overline{\text{EN}}$  pin enables the charger. The  $\overline{\text{STATUS}}$  pin is an open-drain output which turns on when the charger is delivering current. The charger uses a 10 Ld 3x3 DFN package to maximize thermal conductivity.

# Ordering Information

PART NUMBER	PART MARKING	TEMP. RANGE (°C)	PACKAGE (Pb-free)	PKG DWG.#
ISL9201IRZ	DLGA	-40 to +85	10 Ld 3x3 DFN	L10.3x3
ISL9201IRZ-T	DLGA	-40 to +85	10 Ld 3x3 DFN Tape & Reel	L10.3x3

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

#### **Features**


- · Complete Charger for Single-Cell Li-ion/Polymer Batteries
- · Integrated Pass Element and Current Sensor
- · No External Blocking Diode Required
- · Low Component Count and Cost
- 25mV Voltage Accuracy Over-Temperature and Input Voltage Range
- · 20mV Voltage Accuracy at Room Temperature
- · Programmable Charge Current
- Charge Current Thermal Foldback for Thermal Protection (Thermaguard<sup>TM</sup>)
- · Trickle Charge for Fully Discharged Batteries
- · Power Presence and Charge/EOC Indications
- Less than 4µA Leakage Current off the Battery when No Input Power Attached or Charger Disabled
- Ambient Temperature Range: -40°C to +85°C
- · DFN Package
- · Pb-Free Plus Anneal Available (RoHS Compliant)

## **Applications**


- · Mobile Phones
- · Blue-Tooth Devices
- PDAs
- MP3 Players
- · Stand-Alone Cradle or Travel Chargers
- · Other Handheld Devices

### **Pinout**

ISL9201 (10 LD DFN) TOP VIEW



## Typical Applications



## Pin Description

## VIN (Pin 1)

VIN is the input power source. Connect to a wall adapter.

### GND (Pin 2)

GND is the connection to system ground.

### STATUS (Pin 3)

STATUS is an open-drain output indicating charging and inhibit states. The STATUS pin is pulled LOW when the charger is charging a battery. It will be turned into high impedance when the charge current drops to IMIN. This high impedance state will be latched until a recharge cycle or a new charge cycle starts. When the charger is disabled, the STATUS pin outputs high impedance.

#### TIME (Pin 4)

The TIME pin determines the oscillation period by connecting a timing capacitor between this pin and GND. The oscillator also provides a time reference for the charger.

### GND (Pin 5)

GND is the connection to system ground.

### EN (Pin 6)

 $\overline{\text{EN}}$  is the enable logic input. Connect the  $\overline{\text{EN}}$  pin to HIGH to disable the charger. Connect the  $\overline{\text{EN}}$  pin to LOW or leave it floating to enable the charger. There is an internal 400k $\Omega$  pull-down resistor at this pin.

### V2P8 (Pin 7)

This is a 2.8V reference voltage output. This pin provides a 2.8V voltage source when the input voltage is above the POR threshold and outputs 0V otherwise. The V2P8 pin can be used as an indication for adapter presence.

## IREF (Pin 8)

This is the charge current programming and monitoring pin. Connect a resistor between this pin and GND to set the charge current during the constant current phase, as given by Equation 1:

$$I_{REF} = \frac{80}{R_{IREF}}$$
 (A) (EQ. 1)

Where  $R_{IREF}$  is in  $k\Omega$ .

#### VSEN (Pin 9)

VSEN is the remote voltage sense pin. Connect this pin as close to the battery positive terminal as possible. If the VSEN pin is left floating, its voltage drops to 0V and the charger operates in trickle mode.

## VBAT (Pin 10)

VBAT is the connection to the battery. Typically a  $10\mu F$  Tantalum capacitor is needed for stability when there is no battery attached. When a battery is attached, only a  $0.1\mu F$  ceramic capacitor is required.

## **Absolute Maximum Ratings**

Voltage Ratings for All Pins0.3V to 7V
Charge Current
ESD Rating
Human Body Model (Per EIA JESD22 Method A114-B) 2kV
Machine Model (Per EIA JED-4701 Method C-111) 200V

#### **Thermal Information**

Thermal Resistance	θ <sub>JA</sub> (°C/W)	θ <sub>JC</sub> (°C/W)
3x3 DFN Package (Note 1)	. 48	6
Maximum Junction Temperature (Plastic	Package)	+150°C
Maximum Storage Temperature Range	65'	°C to +150°C
Maximum Lead Temperature (Soldering	10s)	+300°C

### **Recommended Operating Conditions**

Ambient Temperature Range	40°C to +85°C
Operating Supply Voltage (VIN Pin)	4.25V to 6.5V
Programmed Charge Current	50mA to 900mA

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

- +150°C max junction temperature is for information purposes only. In reality, the current foldback feature will prevent the junction from rising above the typical temperature of +110°C.
- 1. θ<sub>JA</sub> is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.
- 2. For  $\theta_{JC}$ , the "case temp" location is the center of the exposed metal pad on the package underside.

## **Electrical Specifications**

Typical Values Are Tested at  $V_{IN}$  = 5V and  $T_A$  = +25°C. All Maximum and Minimum Values Are Guaranteed Under the Recommended Operating Supply Voltage Range and Ambient Temperature Range, Unless Otherwise Noted.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
POWER-ON RESET	1			<u>I</u>	1	l
Rising POR Threshold	V <sub>POR</sub>	V <sub>BAT</sub> = 3.0V, use V2P8 pin to indicate the	3.2	3.6	3.9	V
Falling POR Threshold	V <sub>POR</sub>	comparator output.	2.25	2.5	2.7	V
VIN-BAT OFFSET VOLTAGE	1					
Rising Edge	V <sub>OS</sub>	V <sub>BAT</sub> = 4.2V, I <sub>BAT</sub> = 20mA, use STATUS pin to indicate the comparator output (Note 3)	45	80	100	mV
STANDBY CURRENT	1					
BAT Pin Sink Current	ISTANDBY	Charger disabled or the input is floating	-	-	3.3	μA
VIN Pin Supply Current	I <sub>VIN</sub>	Charger disabled	-	150	250	μA
VIN Pin Supply Current	I <sub>VIN</sub>	Charger enabled	-	1.0	-	mA
VOLTAGE REGULATION	1					
Output Voltage	V <sub>CH</sub>	Tested at 50mA load, 5V input and +25°C	4.180	4.20	4.220	V
Output Voltage	V <sub>CH</sub>	-40°C < T <sub>A</sub> < +85°C, 4.3V < V <sub>IN</sub> < 6.5V	4.175	4.20	4.225	V
PMOS On Resistance	r <sub>DS(ON)</sub>	V <sub>BAT</sub> = 4.0V, charge current = 0.35A	-	500	-	mΩ
CHARGE CURRENT (Note 4)	1			1	1	l .
Constant Charge Current	Icc	$V_{IN}$ = 5V, $R_{IREF}$ = 887k $\Omega$ , $V_{BAT}$ = 3.0V to 4.0V	60	90	120	mA
		$V_{IN}$ = 5V, $R_{IREF}$ = 100k $\Omega$ , $V_{BAT}$ = 3.0V to 4.0V	725	800	840	mA
Trickle Charge Current	I <sub>TRK</sub>	$V_{IN}$ = 5V, $R_{IREF}$ = 800k $\Omega$ , $V_{BAT}$ = 0V to 2.5V	6	10	14	mA
		$V_{IN}$ = 5V, $R_{IREF}$ = 100k $\Omega$ , $V_{BAT}$ = 0V to 2.5V	64	80	96	mA
End-of-Charge Current	I <sub>MIN</sub>	$R_{IREF} = 100k\Omega$	60	80	105	mA
V2P8 PIN OUTPUT	1			1	1	l .
V2P8 Pin Output Voltage	V <sub>V2P8</sub>	Load current less than 1mA	2.8	2.9	3.0	V
CHARGE THRESHOLDS	-1				-	1
Preconditioning Charge Threshold Voltage	V <sub>MIN</sub>		2.7	2.8	2.9	V
Preconditioning Voltage Hysteresis	V <sub>MINHYS</sub>		50	100	150	mV

### **Electrical Specifications**

Typical Values Are Tested at  $V_{\text{IN}}$  = 5V and  $T_{\text{A}}$  = +25°C. All Maximum and Minimum Values Are Guaranteed Under the Recommended Operating Supply Voltage Range and Ambient Temperature Range, Unless Otherwise Noted. (Continued)


PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS		
Recharge Threshold	V <sub>RCH</sub>	Referenced to the charger output voltage $V_{\mbox{CH}}$	-225	-150	-70	mV		
Recharge Threshold Hysteresis	V <sub>RCHHYS</sub>		-	50	-	mV		
INTERNAL TEMPERATURE MONITORING								
Charge Current Foldback Threshold	T <sub>FOLD</sub>			110		°C		
OSCILLATOR								
Oscillation Period	tosc	C <sub>TIME</sub> = 15nF	2.7	3.0	3.3	ms		
LOGIC INPUT AND OUTPUTS	LOGIC INPUT AND OUTPUTS							
EN Pin Logic Input High			1.3	-	-	V		
EN Pin Logic Input Low			-	-	0.5	V		
EN Pin Internal Pull Down Resistance			200	400	600	kΩ		
STATUS Output Voltage When On		10mA current	-	-	0.8	V		
STATUS Leakage Current		V <sub>STATUS</sub> = 6.5V	-	-	1	μΑ		

#### NOTE:

<sup>3.</sup> The 4.2V V<sub>BAT</sub> is selected so that the STATUS output can be used as the indication for the offset comparator output indication. If the V<sub>BAT</sub> is lower than the POR threshold, no output pin can be used for indication.

<sup>4.</sup> The charge current can be affected by the thermal foldback function if the IC under the test setup cannot dissipate the heat.

# Functional Block Diagram



## Theory of Operation

The ISL9201 is an integrated charger for single-cell Li-ion or Li-polymer batteries. The ISL9201 is capable of operating in two operation modes; linear charge mode and pulse charge mode. The ISL9201 functions as a traditional linear charger when powered with a voltage source adapter. When powered with a current-limited adapter, the charger functions as a pulse charger by fully turning on the pass element and the power dissipation is hence drastically reduced.

#### **Constant Current Phase**

The ISL9201 starts the charge at a constant current (CC) phase. The charge current is regulated to fast charge the battery before the final voltage has been reached. The charge current is programmable with the IREF pin and has two operation modes: trickle mode and constant current mode, depending on the battery voltage. When the battery voltage is lower than 2.8V, the charger operates in trickle mode where the charge current is set at 10% of the constant current mode current. The trickle mode is for preconditioning a deeply discharged battery. Once the battery voltage is above the typical 2.8V threshold, the constant current (CC) mode starts. The constant current is programmable between 50mA to 1A.

#### Constant Voltage Phase

When the battery reaches the final voltage, the ISL9201 switches the operation to a constant voltage (CV) phase. The output voltage is regulated at the final voltage value. During the constant voltage phase, the charge current reduces gradually as the cell voltage rises.

### Charge Termination and Recharge

As the charge current reaches the EOC (end of charge) current threshold during the constant voltage phase, the STATUS pin open-drain FET is turned off to indicate an EOC condition. The EOC current is fixed at 10% of the programmed constant charge current. When the EOC condition is reached, the STATUS pin is latched at logic HIGH, the charger, however, will continue to charge the battery until the EN pin is pulled to logic HIGH or the input power has been removed. When the battery voltage falls to 150mV below the constant voltage value, the STATUS latch will be reset and open-drain FET is turned on to indicate a charging condition again. An internal delay is implemented at the STATUS pin for both EOC and recharge conditions to prevent nuisance trips due to noise and fast load current transitions. The delay time is approximately one clock cycle (varies between 0.5 and 1.5 clock) of the internal oscillator, which is programmed by the timer capacitor. The typical charge waveforms in Figure 1 show the complete cycle operation.

### Thermal Foldback

In the event where the die temperature reaches the thermal foldback threshold (+110°C typical), the charge current is reduced accordingly to prevent further temperature rise.




FIGURE 1. TYPICAL CHARGE CYCLE WITH TIMEOUT

#### **POR**

The power-on reset (POR) function monitors the supply voltage. The POR has a rising edge threshold of 3.6V typical and 2.5V typical for falling edge. The charger is expected to operate when the input voltage is above the POR threshold. After POR the charger will continue to operate for supply voltage down to 2.5V typical. It is also required that the supply voltage be higher than the VBAT pin voltage by a typical 80mV for the charger to function.

#### Oscillator

The ISL9201 incorporates with an oscillation circuit using an external timing capacitor connected to the TIME pin. The oscillator sets the delay time for the  $\overline{\text{STATUS}}$  indication for EOC and recharge conditions to prevent nuisance trip due to in-rush currents.

#### Indications

The ISL9201 has an open-drain status indication pin. The STATUS pin requires an external pull-up resistor to function properly. The V2P8 pin can be used as the presence of AC adapter.

#### Charger Disable

The  $\overline{\text{EN}}$  pin allows the user to disable the charger. When the charger is disabled, all internal circuits are shut down and the quiescent current at the input pin is less than 150µA typical.

#### Remote Battery Voltage Sensing

A kelvin sense pin is provided for battery terminal voltage monitoring. Thus, the IR drop due to the connection leads and PCB traces can be eliminated, resulting in a more accurate battery voltage monitoring, especially when the battery is located at a significant distance away from the ISL9201. If remote sensing is not needed, the VSEN pin can be connected to VBAT at the IC.

# Applications Information

## PCB Layout Guidance

The ISL9201 uses a thermally-enhanced DFN package that has an exposed thermal pad at the bottom side of the package.



The layout should connect as much as possible to copper on the exposed pad. Typically, the component layer is more effective in dissipating heat. The thermal impedance can be further reduced by using other layers of copper connecting to the exposed pad through a thermal via array. A minimum of four (4) such thermal vias are recommended. Each thermal via is recommended to have 0.3mm diameter and 0.7mm distance from other thermal vias.

#### Stability Consideration

The ISL9201 should behave like a current and thermal limited linear regulator. The charger operation is stable with an output ceramic decoupling capacitor in the range of  $1\mu F$  to  $200\mu F,$  with or without a battery connected.

#### Input Bypass Capacitor

Due to the inductance of the power leads of the wall adapter or USB source, the input capacitor type must be properly selected to prevent high voltage transient during a hot-plug event. A tantalum capacitor is a good choice for its high ESR, providing damping to the voltage transient. Multi-layer ceramic capacitors, however, have a very low ESR and hence when chosen as input capacitor, a 1- $\Omega$  series resistor must be used, as shown in the "Typical Applications" on page 2, to provide adequate damping.

## State Machine Diagram

The state machine diagram is shown in Figure 2. The diagram starts with the Power-Off state. When the input voltage rises above the POR threshold, the charger resets itself. Then, if the charger is disabled, the charger stays in the Charger Disabled state. If the charger is enabled, the trickle charge starts. Anytime when  $V_{BAT}$  is above the preconditioning charge threshold voltage, the charger enters the fast charge state. When  $V_{BAT}$  reaches 4.2V, the charger enters a constant voltage state where  $V_{BAT}$  is regulated at 4.2V. When the charge current decays to the  $I_{MIN}$  threshold, the  $\overline{\text{STATUS}}$  indicates an EOC condition. This condition is latched until either the  $\overline{\text{EN}}$  pin is toggled or a POR condition has occurred at  $V_{IN}$ .




FIGURE 2. STATE MACHINE DIAGRAM

© Copyright Intersil Americas LLC 2007. All Rights Reserved.

All trademarks and registered trademarks are the property of their respective owners.

For additional products, see <a href="https://www.intersil.com/en/products.html">www.intersil.com/en/products.html</a>


Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at <a href="https://www.intersil.com/en/support/qualandreliability.html">www.intersil.com/en/support/qualandreliability.html</a>


Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.


For information regarding Intersil Corporation and its products, see <a href="https://www.intersil.com">www.intersil.com</a>



# Dual Flat No-Lead Plastic Package (DFN)







L10.3x3


10 LEAD DUAL FLAT NO-LEAD PLASTIC PACKAGE

	ı			
SYMBOL	MIN	NOMINAL	MAX	NOTES
Α	0.80	0.90	1.00	-
A1	-	-	0.05	-
A3		0.20 REF		-
b	0.18	0.23	0.28	5,8
D	3.00 BSC			-
D2	1.95	2.00	2.05	7,8
Е	3.00 BSC			-
E2	1.55	1.60	1.65	7,8
е	0.50 BSC			-
k	0.25	-	-	-
L	0.30	0.35	0.40	8
N	10			2
Nd	5			3

Rev. 3 6/04

#### NOTES:

- 1. Dimensioning and tolerancing conform to ASME Y14.5-1994.
- 2. N is the number of terminals.
- 3. Nd refers to the number of terminals on D.
- 4. All dimensions are in millimeters. Angles are in degrees.
- 5. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
- The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.
- 7. Dimensions D2 and E2 are for the exposed pads which provide improved electrical and thermal performance.
- Nominal dimensions are provided to assist with PCB Land Pattern Design efforts, see Intersil Technical Brief TB389.



FOR ODD TERMINAL/SIDE