

NOT RECOMMENDED FOR NEW DESIGNS NO RECOMMENDED REPLACEMENT contact our Technical Support Center at 1-888-INTERSIL or www.intersil.com/tsc

## DATASHEET

ISL98012

1.8V Input PWM Step-Up Regulator

FN6654 Rev 1.00 December 8, 2010


The ISL98012 is a high frequency, high efficiency step-up DC/DC regulator operated in fixed frequency PWM mode. With an integrated 1.4A MOSFET, it can deliver up to 600mA output current at up to 92% efficiency. The adjustable switching frequency is up to 750kHz, making it ideal for common boost applications.

When shut down, it draws <1 $\mu$ A of current. This feature, along with the minimum starting voltage of 1.8V, makes it suitable for portable equipment powered by 1 Lithium Ion, 3 to 4 NiMH cells, or 2 cells of alkaline battery.

The ISL98012 is available in a 10 Ld MSOP package, with a maximum height of 1.1mm. With proper external components, the whole converter takes less than 0.25in<sup>2</sup> PCB space.

This device is specified for operation over the full -40°C to +85°C temperature range.

## **Pinout**



#### Features

- · Up to 92% Efficiency
- Up to 600mA I<sub>OUT</sub>
- 4.5V < V<sub>OUT</sub> < 17V</li>
- 1.8V < V<sub>IN</sub> < 13.2V</li>
- · Up to 750kHz Adjustable Frequency
- <1µA Shutdown Current</li>
- · Adjustable Soft-Start
- · Low Battery Detection
- · Internal Thermal Protection
- · 1.1mm Max Height 10 Ld MSOP Package
- · Pb-Free (RoHS compliant)

## **Applications**

- · 1.8V to 15V Converters OLED
- · 5V to 12V Converters
- · 3V to 5V and 3V to 12V Converters
- TFT-LCD
- · Portable Equipment


## **Ordering Information**

PART NUMBER (Note)	PART MARKING	PACKAGE (Pb-Free)	PKG. DWG. #
ISL98012IUZ	98012	10 Ld MSOP	M10.118A
ISL98012IUZ-T*	98012	10 Ld MSOP	M10.118A
ISL98012IUZ-TK*	98012	10 Ld MSOP	M10.118A

\*Please refer to TB347 for details on reel specifications.

NOTE: These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

# Typical Application



RENESAS

#### **Absolute Maximum Ratings** (T<sub>A</sub> = +25°C) **Thermal Information** Thermal Resistance (Typical, Note 1) θ<sub>JA</sub> (°C/W) LX.....-0.3V, +18V 10 Lead MSOP..... VDD, EN, LBI, LBO . . . . . . . . . . . . -0.3V, +12V Storage Temperature . . . . . . . . . . . . . . . . . -65°C to +150°C **Maximum Operating Conditions** Pb-Free Reflow Profile. . . . . . . . . . . . . . . . . . see link below

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

http://www.intersil.com/pbfree/Pb-FreeReflow.asp

#### NOTE:

1.  $\theta_{JA}$  is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typ values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore:  $T_J = T_C = T_A$ 

**Electrical Specifications**  $V_{IN} = 5V$ ,  $V_{OUT} = 12V$ ,  $L = 10\mu H$ ,  $I_{OUT} = 0 mA$ ,  $R_T = 56k\Omega$ ,  $T_A = +25^{\circ}C$ , Unless Otherwise Specified.

PARAMETER	DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IN</sub>	Input Voltage Range	R <sub>4</sub> must ensure V <sub>DD</sub> ≤ 12V	1.8		13.2	V
V <sub>OUT</sub>	Output Voltage Range	Note 2	4.5		17	V
IQ1	Quiescent Current - Shut-down	V <sub>EN</sub> = 0, feedback resistors disconnected			1	μΑ
IQ2	Quiescent Current	V <sub>EN</sub> = 2V, Continuous operation		1.4	2	mA
V <sub>FB</sub>	Feedback Voltage		1.29	1.33	1.37	V
I <sub>FB</sub>	Feedback Input Bias Current	0 < V <sub>FB</sub> < 1.5V			0.10	μΑ
D <sub>MAX</sub>	Maximum Duty Cycle		89.5	92		%
I <sub>LIM</sub>	Current Limit - Max Peak Input Current		1	1.4		Α
I <sub>EN</sub>	Enable Input Bias Current				1	μA
V <sub>LBI</sub>	LBI Threshold Voltage		180	220	250	mV
V <sub>OL-LBO</sub>	LBO Output Low	I <sub>LBO</sub> = 1mA		0.1	0.2	V
I <sub>LEAK-LBO</sub>	LBO Output Leakage Current	V <sub>LBI</sub> = 250mV, V <sub>LBO</sub> = 5V		0.02	2	μΑ
R <sub>DS(ON)</sub>	Switch On Resistance	At 12V output		220		mΩ
I <sub>LEAK-SWITCH</sub>	Switch Leakage Current	LX = 18V			1	μΑ
$\Delta V_{OUT}/\Delta V_{IN}/V_{OUT}$	Line Regulation	3V < V <sub>IN</sub> < 6V, V <sub>OUT</sub> = 12V, no load		0.4		%/V
ΔV <sub>OUT</sub> /V <sub>OUT</sub>	Load Regulation	I <sub>OUT</sub> = 50mA to 150mA		1		%
I <sub>SS</sub>	Soft Start Current	0 < V <sub>SS</sub> < 0.1V		12		μΑ
V <sub>RT</sub>	Voltage at R <sub>T</sub> for Bias Current	$R_T = 56k\Omega$		1.34		٧
fosc1	Switching Frequency	$R_T = 56k\Omega$	600	670	750	kHz
VHI_EN	EN Input High Threshold		1.6			V
VLO_EN	EN Input Low Threshold				0.5	V

#### NOTE:


Minimum V<sub>OUT</sub> of 4.5V is tested with V<sub>IN</sub> = 1.8V.



## Pin Descriptions

PIN NUMBER	PIN NAME	PIN FUNCTION
1	PGND	Power ground; connected to the source of internal N-Channel power MOSFET
2	SGND	Signal ground; ground reference for all the control circuitry; needs to have only a single connection to PGND
3	RT	Timing resistor to adjust the oscillation frequency of the converter. Resistor value on RT pin determines frequency. Range varies from $R_T$ = 49.9 $k\Omega$ for 750 $kHz$ and $R_T$ = 100 $k\Omega$ for 380 $kHz$
4	EN	Chip enable; connects to logic HI (>1.6V) for chip to function
5	LBI	Low battery input; connects to a sensing voltage, or connect to GND if function is not used
6	LBO	Low battery detection output; connected to the open drain of a MOSFET; able to sink 1mA current
7	SS	Soft-start; connects to a capacitor to control the start-up of the converter. During start-up, V <sub>SS</sub> controls the current limit and hence the in-rush current.
8	FB	Voltage feedback input; needs to connect to resistor divider to decide V <sub>O</sub>
9	VDD	Control circuit positive supply
10	LX	Inductor drive pin; connected to the drain of internal N-Channel power MOSFET

## **Block Diagram**



Page 4 of 10

# **Typical Performance Curves**





FIGURE 1. EFFICIENCY vs  $I_{OUT}$ ,  $V_O = 15V$ 



92




FIGURE 3. EFFICIENCY vs  $I_{OUT}$ ,  $V_{IN}$  = 5V,  $V_{O}$  = 12V




FIGURE 4.  $I_{DD}$  vs  $F_{S}$ 




FIGURE 5. F<sub>S</sub> vs V<sub>DD</sub>




FIGURE 6.  $F_S$  vs  $R_T$ 

## Typical Performance Curves (Continued)




FIGURE 7. STEADY STATE OPERATION (INDUCTOR DISCONTINUOUS CONDUCTION),  $V_{\text{IN}}$  = 3.3V,  $V_{\text{O}}$  = 15V,  $I_{\text{O}}$  < 1mA




FIGURE 8. STEADY STATE OPERATION (INDUCTOR CONTINUOUS CONDUCTION),  $V_{IN} = 3.3V$ ,  $V_{O} = 15V$ ,  $I_{O} = 30 \text{mA}$ 




FIGURE 9. STEADY STATE OPERATION (INDUCTOR DISCONTINUOUS CONDUCTION),  $V_{IN}$  = 5V,  $V_{O}$  = 12V,  $I_{O}$  = 30mA




FIGURE 10. STEADY STATE OPERATION (INDUCTOR CONTINUOUS CONDUCTION),  $V_{IN} = 5V$ ,  $V_{O} = 12V$ ,  $I_{O} = 300 \text{mA}$ 




FIGURE 11. POWER-UP,  $V_{IN} = 3.3V$ ,  $V_{O} = 15V$ ,  $I_{O} = 30mA$ 




FIGURE 12. POWER-UP,  $V_{IN}$  = 5V,  $V_{O}$  = 12V,  $I_{O}$  = 300mA

## Typical Performance Curves (Continued)




FIGURE 13. LOAD TRANSIENT RESPONSE 10mA TO 30mA,  $V_{IN}$  = 1.8V, FREQ = 56.2k,  $V_{O}$  = 15V,  $I_{O}$  = 10mA TO 30mA




FIGURE 14. LOAD TRANSIENT RESPONSE,  $V_{IN}$  = 5V,  $V_{O}$  = 12V,  $I_{O}$  = 50mA TO 300mA




FIGURE 15. OUTPUT RIPPLE,  $V_{IN} = 1.8V$ ,  $V_{O} = 15V$ ,  $I_{O} = 30mA$ 




FIGURE 16. OUTPUT RIPPLE,  $V_{IN} = 3.3V$ ,  $V_{O} = 15V$ ,  $I_{O} = 30mA$ 

## Applications Information

The ISL98012 is a fixed frequency step-up pulse-width modulation (PWM) regulator. The input voltage range is 1.8V to 13.2V and output voltage range is 4.5V to 17V. The switching frequency (up to 750kHz) is decided by the resistor connected to RT pin.

#### Start-Up

During start-up, as  $V_{DD}$  reaches a threshold of about 1.6V, a start-up oscillator generates a fixed duty-ratio of 0.5 to 0.7 at a frequency of several hundred kHz. This will boost the output voltage.

When  $V_{DD}$  reaches about 3.7V, the PWM comparator takes over control. The duty ratio will be decided by the least of the multiple-input direct summing comparator, the Max\_Duty signal (about 92% duty-ratio), or the Current Limit Comparator.

Soft-start is provided by ramping up the current limit comparator. An internal  $12\mu A$  current source charges the external CSS capacitor. The peak MOSFET current is limited by the voltage on this capacitor. This in turn controls the rising rate of the output voltage.

The regulator goes through the same start-up sequence as well after the EN signal is pulled to HI.

## Steady-State Operation

When the output reaches the preset voltage, the regulator operates in steady state. Depending on the input/output conditions and component values, the inductor operates in either continuous-conduction mode or discontinuous-conduction mode.

In continuous-conduction mode, inductor current is a triangular waveform and LX voltage a pulse waveform. In discontinuous-conduction mode, inductor current has

completely dried out before the MOSFET is turned on again. The input voltage source, the inductor, and the MOSFET and output diode parasitic capacitors form a resonant circuit. Oscillation will occur in this period. This oscillation is normal and will not affect regulation.

At very low load, the MOSFET will skip pulses sometimes; this is normal.

#### **Current Limit**

The MOSFET current limit is nominally 1.4A and guaranteed 1A. This restricts the maximum output current I<sub>OMAX</sub> based on Equation 1:

$$I_{OMAX} = \left(1 - \frac{\Delta I_L}{2}\right) \times \frac{V_{IN}}{V_O}$$
 (EQ. 1)

#### where:

 ΔI<sub>L</sub> is the inductor peak-to-peak current ripple and is decided by Equation 2:

$$\Delta I_{L} = \frac{V_{IN}}{L} \times \frac{D}{f_{S}}$$
 (EQ. 2)

• D is the MOSFET turn-on ratio and is decided by Equation 3:

$$D = \frac{V_O - V_{IN}}{V_O}$$
 (EQ. 3)

· f<sub>S</sub> is the switching frequency

Table1 gives typical values:

**TABLE 1. MAX CONTINUOUS OUTPUT CURRENTS** 

V <sub>IN</sub> (V)	V <sub>O</sub> (V)	L (μΗ)	f <sub>S</sub> (kHz)	I <sub>OMAX</sub> (mA)
2	5	10	750	360
2	9	10	750	190
2	12	10	750	140
3.3	5	10	750	600
3.3	9	10	750	310
3.3	12	10	750	230
5	9	10	750	470
5	12	10	750	340
9	12	10	750	630
12	15	10	750	670

## **Component Considerations**

It is recommended that C<sub>IN</sub> is larger than 10µF.

Theoretically, the input capacitor has a ripple current of  $\Delta I_L$ . Due to high-frequency noise in the circuit, the input current ripple may exceed the theoretical value. A larger capacitor will reduce the ripple further.

The inductor has peak and average current decided by Equations 4 and 5:

$$I_{LPK} = I_{LAVG} + \frac{\Delta I_L}{2}$$
 (EQ. 4)

$$I_{LAVG} = \frac{I_O}{1 - D}$$
 (EQ. 5)

The inductor should be chosen to handle this current. Furthermore, due to fixed internal compensation, it is recommended that maximum inductance of 10µH and 15µH be used in the 5V and 12V or higher output voltage, respectively.

The output diode has an average current of  $I_{O}$  and peak current is the same as the inductor's peak current. A Schottky diode is recommended and it should be able to handle those currents.

The output voltage ripple can be calculated as Equation 6:

$$\Delta V_{O} = \frac{I_{O} \times D}{F_{S} \times C_{O}} + I_{LPK} \times ESR$$
 (EQ. 6)

#### Where:

- CO is the output capacitance.
- · The ESR is the output capacitor ESR value.

Low ESR capacitors should be used to minimize output voltage ripple. Multilayer ceramic capacitors (X5R and X7R) are preferred for output capacitors since they have a low ESR and small packages. Tantalum capacitors also can be used, but they take more board space and have higher ESR. A minimum of 22µF output capacitor is sufficient for high output current application. For lower output current, the output capacitor can be smaller, like 4.7µF. The capacitor should always have enough voltage rating. In addition to the voltage rating, the output capacitor should also be able to handle the RMS current, which is given by Equation 7:

$$I_{CORMS} = \sqrt{(1-D) \times \left(D + \frac{\Delta I_L^2}{I_{LAVG}^2} \times \frac{1}{12}\right)} \times I_{LAVG}$$
 (EQ. 7)

### Output Voltage

An external resistor divider is required to divide the output voltage down to the nominal reference voltage. The current drawn by the resistor network should be limited to maintain the overall converter efficiency. The maximum value of the resistor network is limited by the feedback input bias current and the potential for noise being coupled into the feedback pin. A resistor network less than  $300 k\Omega$  is recommended.



The boost converter output voltage is determined by the relationship in Equation 8:

$$V_{OUT} = V_{FB} \times \left(1 + \frac{R_2}{R_1}\right)$$
 (EQ. 8)

where V<sub>FB</sub> slightly changes with V<sub>DD</sub>.

#### RC Filter

The maximum voltage rating for the VDD pin is 12V. An RC filter is recommended to clean the output ripple before bootstrapping the part. For bootstrapped applications with  $V_{OUT}$  greater than 10V,  $R_4$  can drop  $V_{OUT}$  for coupling into the VDD pin and is given by Equation 9:

$$R_4 = \frac{V_0 - 10}{I_{DD}}$$
 (EQ. 9)

where  $I_{DD}$  is shown in the  $I_{DD}$  vs  $f_S$  curve. Otherwise,  $R_4$  can be  $10\Omega$  to  $51\Omega$  with  $C_4$  =  $0.1\mu F.$ 

#### Thermal Performance

The ISL98012 uses a fused-lead package, which has a reduced  $\theta_{JA}$  of +100°C/W on a four-layer board and +115°C/W on a two-layer board. Maximizing copper around the ground pins will improve the thermal performance.

This chip also has internal thermal shut-down set at around +135°C to protect the component.

#### Layout Considerations

The layout is very important for the converter to function properly. power ground  $(\downarrow)$  and signal ground  $(\stackrel{\bot}{=})$  should be separated to ensure that the high pulse current in the power ground never interferes with the sensitive signals connected to signal ground. They should only be connected at one point.

The trace connected to pin 8 (FB) is the most sensitive trace. It needs to be as short as possible and in a "quiet" place, preferably between PGND or SGND traces.

In addition, the bypass capacitor connected to the VDD pin needs to be as close to the pin as possible.

The heat of the chip is mainly dissipated through the SGND pin. Maximizing the copper area around it is preferable. In addition, a solid ground plane is always helpful for the EMI performance.

The demo board is a good example of layout based on these principles. Please refer to the ISL98012 Technical Brief for the layout.

http://www.intersil.com/data/tb/tb429.pdf

© Copyright Intersil Americas LLC 2008-2010. All Rights Reserved.

All trademarks and registered trademarks are the property of their respective owners.

For additional products, see <a href="https://www.intersil.com/en/products.html">www.intersil.com/en/products.html</a>

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at <a href="https://www.intersil.com/en/support/qualandreliability.html">www.intersil.com/en/support/qualandreliability.html</a>


Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.


For information regarding Intersil Corporation and its products, see <a href="https://www.intersil.com">www.intersil.com</a>





# **Package Outline Drawing**


# M10.118A (JEDEC MO-187-BA) 10 LEAD MINI SMALL OUTLINE PLASTIC PACKAGE (MSOP) Rev 0, 9/09











TYPICAL RECOMMENDED LAND PATTERN

# NOTES:

- 1. Dimensions are in millimeters.
- 2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
- 3. Plastic or metal protrusions of 0.15mm max per side are not included.
- Plastic interlead protrusions of 0.25mm max per side are not included.
- 5. Dimensions "D" and "E1" are measured at Datum Plane "H".
- 6. This replaces existing drawing # MDP0043 MSOP10L.