

## Galvanic isolated octal high-side smart power solid state relay

Datasheet – target specification

### Features


Type	$V_{\text{demag}}^{(1)}$	$R_{\text{DS(on)}}^{(1)}$	$I_{\text{out}}^{(1)}$	$V_{\text{CC}}$
ISO8200B	$V_{\text{CC}} - 45 \text{ V}$	$0.11 \Omega$	0.7 A	45 V

1. Per channel

- Parallel input interface
- Direct and synchronous control mode
- High common mode transient immunity
- Output current: 0.7 A per channel
- Short-circuit protection
- Channel overtemperature protection
- Thermal independence of separate channels
- Common output disable pin
- Case overtemperature protection
- Loss of GND<sub>CC</sub> and  $V_{\text{CC}}$  protection
- Undervoltage shutdown with auto restart and hysteresis
- Overvoltage protection ( $V_{\text{CC}}$  clamping)
- Very low supply current
- Common fault open drain output
- 5 V and 3.3 V TTL/CMOS compatible I/Os
- Fast demagnetization of inductive loads
- Reset function for IC outputs disable
- ESD protection

### Applications

- Programmable logic control
- Industrial PC peripheral input/output
- Numerical control machines
- Drivers for all types of loads (resistive, capacitive, inductive)



### Description

The ISO8200B is a galvanic isolated 8-channel driver featuring a very low supply current. It contains 2 independent galvanic isolated voltage domains ( $V_{\text{CC}}$  for the power stage and  $V_{\text{DD}}$  for the digital stage). Additional embedded functions are: loss of GND protection, undervoltage shutdown with hysteresis, and reset function for immediate power output shutdown.

The IC is intended to drive any kind of load with one side connected to ground. Active channel current limitation combined with thermal shutdown, (independent for each channel), and automatic restart, protect the device against overload and short-circuit. In overload conditions, if junction temperature overtakes threshold, the channel involved is turned off and on again automatically after the IC temperature decreases below a reset threshold. If this condition causes case temperature to reach the limit threshold TCR, the overloaded channel is turned off and only restarts when case and junction temperature decrease down to the reset thresholds. Non-overloaded channels continue to operate normally. An internal circuit provides an OR-wired non latched common FAULT indicator signaling the channel OVT. The FAULT pin is an open drain active low fault indication pin.

## Table of contents

<b>1</b>	<b>Block diagram</b> .....	<b>6</b>
<b>2</b>	<b>Pin connection</b> .....	<b>7</b>
<b>3</b>	<b>Absolute maximum rating</b> .....	<b>9</b>
<b>4</b>	<b>Thermal data</b> .....	<b>10</b>
<b>5</b>	<b>Electrical characteristics</b> .....	<b>10</b>
<b>6</b>	<b>Functional description</b> .....	<b>16</b>
6.1	Parallel interface .....	16
6.1.1	Input signals (IN1 to IN8) .....	16
6.1.2	Load input data ( $\overline{\text{LOAD}}$ ) .....	16
6.1.3	Output synchronization ( $\overline{\text{SYNC}}$ ) .....	17
6.1.4	Watchdog .....	17
6.1.5	Output enable (OUT_EN) .....	17
6.2	Direct control mode (DCM) .....	18
6.3	Synchronous control mode (SCM) .....	19
6.4	Fault indication .....	22
6.4.1	Junction overtemperature and case overtemperature .....	22
<b>7</b>	<b>Power section</b> .....	<b>24</b>
7.1	Current limitation .....	24
7.2	Thermal protection .....	25
<b>8</b>	<b>Conventions</b> .....	<b>27</b>
8.1	Supply voltage and power output conventions .....	27
<b>9</b>	<b>Thermal information</b> .....	<b>27</b>
9.1	Thermal impedance .....	27
<b>10</b>	<b>Package mechanical data</b> .....	<b>28</b>

<b>11</b>	<b>Ordering information</b> .....	<b>31</b>
<b>12</b>	<b>Revision history</b> .....	<b>32</b>

## List of tables


Table 1.	Pin description . . . . .	7
Table 2.	Absolute maximum ratings . . . . .	9
Table 3.	Thermal data . . . . .	10
Table 4.	Power section . . . . .	10
Table 5.	Digital supply voltage . . . . .	11
Table 6.	Diagnostic pin and output protection function . . . . .	11
Table 7.	Power switching characteristics ( $V_{CC} = 24\text{ V}$ ; $-25\text{ °C} < T_J < 125\text{ °C}$ ) . . . . .	12
Table 8.	Logic input and output . . . . .	13
Table 10.	Insulation and safety-related specifications . . . . .	14
Table 9.	Parallel interface timings ( $V_{dd} = 5\text{ V}$ ; $V_{cc} = 24\text{ V}$ ; $-25\text{ °C} < T_J < 125\text{ °C}$ ) . . . . .	14
Table 11.	IEC 60747-5-2 insulation characteristics . . . . .	15
Table 12.	Device immunity specifications . . . . .	15
Table 13.	Interface signal operation (general) . . . . .	16
Table 14.	Interface signal operation in direct control mode . . . . .	18
Table 15.	Interface signal operation in synchronous control mode . . . . .	20
Table 16.	PowerSO-36 mechanical data . . . . .	28
Table 17.	Footprint data . . . . .	30
Table 18.	Ordering information . . . . .	31
Table 19.	Document revision history . . . . .	32

## List of figures

Figure 1.	Block diagram . . . . .	6
Figure 2.	Pin connection (top view) . . . . .	7
Figure 3.	$R_{DS(on)}$ measurement . . . . .	12
Figure 4.	$dV/dT$ . . . . .	13
Figure 5.	$t_d(ON)$ - $t_d(OFF)$ synchronous mode . . . . .	13
Figure 6.	$t_d(ON)$ - $t_d(OFF)$ direct control mode . . . . .	13
Figure 7.	Watchdog behavior . . . . .	17
Figure 8.	Output channel enable timing . . . . .	17
Figure 9.	Direct control mode IC configuration . . . . .	18
Figure 10.	Direct control mode time diagram . . . . .	19
Figure 11.	Synchronous control mode IC configuration . . . . .	20
Figure 12.	Synchronous control mode time diagram . . . . .	21
Figure 13.	Multiple device synchronous control mode . . . . .	21
Figure 14.	Thermal status update (DCM) . . . . .	22
Figure 15.	Thermal status update (SCM) . . . . .	23
Figure 16.	Current limitation with different load conditions . . . . .	24
Figure 17.	Thermal protection flowchart . . . . .	25
Figure 18.	Thermal protection . . . . .	26
Figure 19.	Supply voltage and power output conventions . . . . .	27
Figure 20.	Simplified thermal model . . . . .	27
Figure 21.	PowerSO-36 mechanical drawing . . . . .	29
Figure 22.	Footprint recommended data . . . . .	29

# 1 Block diagram

Figure 1. Block diagram



## 2 Pin connection

Figure 2. Pin connection (top view)




Table 1. Pin description

Pin	Name	Description
1	NC	Not connected
2	Vdd	Positive logic supply
3	OUT_EN	Output enable
4	$\overline{\text{SYNC}}$	Chip select
5	$\overline{\text{LOAD}}$	Load input data
6	IN1	Channel 1 input
7	IN2	Channel 2 input
8	IN3	Channel 3 input
9	IN4	Channel 4 input
10	IN5	Channel 5 input
11	IN6	Channel 6 input
12	IN7	Channel 7 input
13	IN8	Channel 8 input
14	$\overline{\text{FAULT}}$	Common fault indication - active low
15	GNDdd	Input logic ground, negative logic supply
16	NC	Not connected

Table 1. Pin description (continued)

Pin	Name	Description
17	NC	Not connected
18	NC	Not connected
19	GNDcc	Output power ground
20	NC	Not connected
21	OUT8	Channel 8 power output
22	OUT8	Channel 8 power output
23	OUT7	Channel 7 power output
24	OUT7	Channel 7 power output
25	OUT6	Channel 6 power output
26	OUT6	Channel 6 power output
27	OUT5	Channel 5 power output
28	OUT5	Channel 5 power output
29	OUT4	Channel 4 power output
30	OUT4	Channel 4 power output
31	OUT3	Channel 3 power output
32	OUT3	Channel 3 power output
33	OUT2	Channel 2 power output
34	OUT2	Channel 2 power output
35	OUT1	Channel 1 power output
36	OUT1	Channel 1 power output
TAB	TAB	Exposed tab internally connected to $V_{CC}$ , positive power supply voltage



### 3 Absolute maximum rating

**Table 2. Absolute maximum ratings**

Symbol	Parameter	Min.	Max.	Unit
V <sub>CC</sub>	Power supply voltage	-0.3	45	V
V <sub>DD</sub>	Digital supply voltage	-0.3	6.5	V
V <sub>IN</sub>	DC input pins, Id & output enable voltage	-0.3	+6.5	V
V <sub>FAULT</sub>	Fault voltage	-0.3	+6.5	V
I <sub>GNDdd</sub>	DC digital ground reverse current		-25	mA
I <sub>OUT</sub>	Channel output current (continuous)		Internally limited	A
I <sub>GNDcc</sub>	DC power ground reverse current		-250	mA
I <sub>R</sub>	Reverse output current (per channel)		-5	A
I <sub>IN</sub>	DC input pins, Id & output enable current	-10	+ 10	mA
I <sub>FAULT</sub>	Fault current	-10	+ 10	mA
V <sub>ESD</sub>	Electrostatic discharge with human body model (R = 1.5 KΩ; C = 100 pF)		2000	V
EAS	Single pulse avalanche energy per channel not simultaneously		300	mJ
PTOT	Power dissipation at T <sub>c</sub> = 25 °C		Internally limited <sup>(1)</sup>	W
T <sub>J</sub>	Junction operating temperature		Internally limited <sup>(1)</sup>	°C
T <sub>STG</sub>	Storage temperature		-55 to 150	°C
V <sub>ISO</sub>	Dielectric isolation voltage		TBD	V <sub>RMS</sub>

1. Protection functions are intended to avoid IC damage in fault conditions and are not intended for continuous operation. Continuous or repetitive operation of protection functions may reduce the IC lifetime.

## 4 Thermal data

**Table 3. Thermal data**

Symbol	Parameter	Max. value	Unit
$R_{th\ j-case}$	Thermal resistance, junction-to-case <sup>(1)</sup>	1.3	°C/W
$R_{th\ j-amb}$	Thermal resistance, junction-to-ambient	TBD	

1. For each channel

## 5 Electrical characteristics

(10.5 V <  $V_{CC}$  < 36 V; -25 °C <  $T_J$  < 125 °C, unless otherwise specified.)

**Table 4. Power section**

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
$V_{CC(under)_{THON}}$	$V_{CC}$ undervoltage turn-ON threshold			9.5	10.5	V
$V_{CC(under)_{THOFF}}$	$V_{CC}$ undervoltage turn-OFF threshold			9		V
$V_{CC(hys)}$	$V_{CC}$ undervoltage hysteresis		0.4	0.5		V
$V_{CCclamp}$	Clamp on $V_{CC}$ pin	$I_{clamp} = 20\text{ mA}$	45	50	52	V
$R_{DS(ON)}$	On-state resistance <sup>(1)</sup>	$I_{OUT} = 0.5\text{ A}$ , $T_J = 25\text{ °C}$ $I_{OUT} = 0.5\text{ A}$		0.1	TBD 0.2	$\Omega$ $\Omega$
$R_{pd}$	Output pull-down resistor			210		k $\Omega$
$I_{CC}$	Power supply current	All channels in OFF state All channels in ON state		5.5 10	TBD TBD	mA mA
$I_{LGND}$	Ground disconnection output current				500	$\mu\text{A}$
$V_{OUT(OFF)}$	Off-state output voltage	Channel OFF and $I_{OUT} = 0\text{ A}$			3	V
$I_{OUT(OFF)}$	Off-state output current	Channel OFF and $V_{OUT} = 0\text{ V}$			5	$\mu\text{A}$

1. See [Figure 3](#).

**Table 5. Digital supply voltage**

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
V <sub>dd(under)</sub>	V <sub>dd</sub> undervoltage protection turn-OFF threshold		2.8	2.9	3	V
V <sub>dd(hys)</sub>	V <sub>dd</sub> undervoltage hysteresis		TBD	0.1		V
I <sub>dd</sub>	V <sub>dd</sub> supply current	Input channel with a steady logic level		5	TBD	mA

**Table 6. Diagnostic pin and output protection function**

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
V <sub>FAULT</sub>	$\overline{\text{FAULT}}$ pin open drain voltage output low	I <sub>FAULT</sub> = 10 mA			0.4	V
I <sub>LFAULT</sub>	$\overline{\text{FAULT}}$ output leakage current	V <sub>FAULT</sub> = 5 V		1	2	μA
I <sub>PEAK</sub>	Maximum DC output current (1)			1.4		A
I <sub>LIM</sub>	Short-circuit current limitation	R <sub>LOAD</sub> = 0 Ω	0.7	1.1	1.7	A
H <sub>yst</sub>	I <sub>LIM</sub> tracking limits	R <sub>LOAD</sub> = 0 Ω		0.3		A
T <sub>JSD</sub>	Junction shutdown temperature		150	170		°C
T <sub>JR</sub>	Junction reset temperature	—		150		°C
T <sub>HIST</sub>	Junction thermal hysteresis			20		°C
T <sub>CSD</sub>	Case shutdown temperature		115	130	145	°C
T <sub>CR</sub>	Case reset temperature			110		°C
T <sub>CHYST</sub>	Case thermal hysteresis		TBD	20		°C
V <sub>demag</sub>	Output voltage at turn-OFF	I <sub>OUT</sub> = 0.5 A; I <sub>LOAD</sub> > = 1 mA	V <sub>CC</sub> -45	V <sub>CC</sub> -50	V <sub>CC</sub> -52	V


1. Current level from open load to short-circuit until thermal intervention.

**Table 7. Power switching characteristics ( $V_{CC} = 24\text{ V}$ ;  $-25\text{ }^\circ\text{C} < T_J < 125\text{ }^\circ\text{C}$ )**

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
dV/dt(ON)	Turn-ON voltage slope	I <sub>OUT</sub> = 0.5 A, resistive load 48 Ω	-	5.6	-	V/μs
dV/dt(OFF)	Turn-OFF voltage slope	I <sub>OUT</sub> = 0.5 A, resistive load 48 Ω		2.81		V/μs
t <sub>d(ON)DCM</sub>	Turn-ON delay time <sup>(1)</sup> in DCM mode	I <sub>OUT</sub> = 0.5 A, resistive load 48 Ω		17		μs
t <sub>d(OFF)DCM</sub>	Turn-OFF delay time <sup>(1)</sup> in DCM mode	I <sub>OUT</sub> = 0.5 A, resistive load 48 Ω		22		μs
t <sub>d(ON)SCM</sub>	Turn-ON delay time <sup>(1)</sup> in SCM mode	I <sub>OUT</sub> = 0.5 A, resistive load 48 Ω		17		μs
t <sub>d(OFF)SCM</sub>	Turn-OFF delay time <sup>(1)</sup> in SCM mode	I <sub>OUT</sub> = 0.5 A, resistive load 48 Ω		22		μs
t <sub>f</sub>	Fall time (1)	I <sub>OUT</sub> = 0.5 A, resistive load		5		μs
t <sub>r</sub>	Rise time (1)	I <sub>OUT</sub> = 0.5 A, resistive load		5		μs

1. See [Figure 4](#), [Figure 5](#), and [Figure 6](#).

**Figure 3. R<sub>DS(on)</sub> measurement**



AM14891v1

Figure 4. dV/dT




Figure 5. td(ON)-td(OFF) synchronous mode




Figure 6. td(ON)-td(OFF) direct control mode




Table 8. Logic input and output

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
V <sub>IL</sub>	Logic input, $\overline{\text{LOAD}}$ and $\overline{\text{OUT\_EN}}$ low level voltage		-0.3		0.3 x V <sub>dd</sub>	V
V <sub>IH</sub>	Logic input, $\overline{\text{LOAD}}$ and $\overline{\text{OUT\_EN}}$ high level voltage		0.7 x V <sub>dd</sub>		V <sub>dd</sub> +0.3	V
V <sub>I(HYST)</sub>	Logic input, $\overline{\text{LOAD}}$ and $\overline{\text{OUT\_EN}}$ hysteresis voltage	V <sub>dd</sub> = 5 V		100		mV
I <sub>IN</sub>	Logic input, $\overline{\text{LOAD}}$ and $\overline{\text{OUT\_EN}}$ current	V <sub>IN</sub> = 5 V	10			μA
t <sub>WM</sub>	Power side watchdog time		272	320	368	μs

**Table 9. Parallel interface timings ( $V_{dd} = 5\text{ V}$ ;  $V_{cc} = 24\text{ V}$ ;  $-25\text{ }^\circ\text{C} < T_J < 125\text{ }^\circ\text{C}$ )**

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
$t_{su(SYNC)}$	$\overline{SYNC}$ setup time	Sync. control mode	80			ns
$t_{h(SYNC)}$	$\overline{SYNC}$ hold time	Sync. control mode	80			ns
$t_{dis(SYNC)}$	$\overline{SYNC}$ disable time	Sync. control mode	10			$\mu$
$t_{dis(DCM)}$	$\overline{SYNC}$ $\overline{LOAD}$ disable time	Direct control mode	80			ns
$t_{w(SYNC)}$	$\overline{SYNC}$ negative pulse width	Sync. control mode	20		195	$\mu$ s
$t_{su(LOAD)}$	$\overline{LOAD}$ setup time	Sync. control mode	80			ns
$t_{h(LOAD)}$	$\overline{LOAD}$ hold time	Sync. control mode	400			ns
$t_{w(LOAD)}$	$\overline{LOAD}$ pulse width	Sync. control mode	240			ns
$t_{su(IN)}$	Input setup time		80			ns
$t_{h(IN)}$	Input hold time		10			ns
$t_{w(IN)}$	Input pulse width	Sync. control mode	160			ns
		Direct control mode	20			$\mu$ s
$t_{INLD}$	IN to $\overline{LOAD}$ time	Direct control mode From IN variation to $\overline{LOAD}$ falling edge.	80			ns
$t_{LDIN}$	$\overline{LOAD}$ to IN time	Direct control mode. From $\overline{LOAD}$ falling edge to IN variation.	400			ns
$t_{w(OUT\_EN)}$	OUT_EN pulse width		150			ns
$t_{p(OUT\_EN)}$	OUT_EN propagation Delay				TBD	$\mu$ s
$t_{jitter(SCM)}$	Jitter on single channel	Sync. mode			6	$\mu$ s
$f_{refresh}$	Refresh delay		13.5	15	16.7	kHz

**Table 10. Insulation and safety-related specifications**

Symbol	Parameter	Condition	Value	Unit
CLR	Clearance (*) (minimum external air gap)	Measured from input terminals to output terminals, the shortest distance through air	TBD	mm
CPG	Creepage (*) (minimum external tracking)	Measured from input terminals to output terminals, the shortest distance path along body	TBD	mm
	Isolation group	Material group (DIN VDE 0110, 1/89, <a href="#">Table 1.</a> )	III	

**Table 11. IEC 60747-5-2 insulation characteristics**

Symbol	Parameter	Test condition	Characteristic	Unit
	Installation classification (EN 60664-1, <a href="#">Table 1</a> ) <sup>(1)(2)</sup>			
	For rated mains voltage = 50 V RMS		I–IV	
	For rated mains voltage = 100 V RMS		I–III	
	Pollution degree (EN 60664-1)		2	
V <sub>IORM</sub>	Maximum working insulation voltage		60	V <sub>PEAK</sub>
V <sub>ini</sub>	Input to output test voltage <sup>(3)</sup>	t <sub>ini</sub> < 5 s	1644	V <sub>PEAK</sub>
		Partial discharge < 5 pC		
V <sub>p</sub>		t <sub>m</sub> = 1 s	1315	V <sub>PEAK</sub>
		Partial discharge < 5 pC		
V <sub>IOTM</sub>	Transient overvoltage <sup>(3)</sup> (highest allowable overvoltage)	t <sub>ini</sub> = 60 s	3500	V <sub>PEAK</sub>
R <sub>IO</sub>	Insulation resistance	V <sub>IO</sub> = 500 V at T <sub>S</sub>	>10 <sup>9</sup>	Ω

1. These ratings refer to reinforced insulation. If only basic insulation is needed, the installation categories of each mains voltage level can be scaled up one level.
2. For three-phase systems the values in the table refer to the line-to-neutral voltage.
3. Type and sample tests. A 3563 V DC test with TBD s duration is performed at production level.

**Table 12. Device immunity specifications**

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
DV <sub>ISO</sub> /dt	Common mode transient immunity	DV <sub>ISO</sub> = 600V	-25		25	V/ns
BIM	Magnetic field immunity	IEC61000-4-8	TBD			mT
HF <sub>I</sub>	Radiated immunity	According to IEC61000-4-3	10			V/m

## 6 Functional description

### 6.1 Parallel interface

The Smart parallel interface built into the ISO8200B offers three interfacing signals, which are easily manageable from a microcontroller.

The  $\overline{\text{LOAD}}$  signal enables the input buffer to store the value of the channel inputs.

The  $\overline{\text{SYNC}}$  signal copies the input buffer value into the transmission buffer and manages the synchronization between the low voltage side and the channel outputs on the isolated side.

The OUT\_EN signal enables the channel outputs.

An internal refresh signal updates the configuration of the channel outputs with a  $f_{\text{refresh}}$  frequency. This signal can be disabled forcing low the  $\overline{\text{SYNC}}$  input when  $\overline{\text{LOAD}}$  is high.

Managing  $\overline{\text{SYNC}}$  and  $\overline{\text{LOAD}}$  pins in direct control mode (DCM) or synchronous control mode (SCM) can be implemented.

The operation of these two signals is described by the following table:

**Table 13. Interface signal operation (general)**

$\overline{\text{LOAD}}$	$\overline{\text{SYNC}}$	OUT_EN	Device behavior
Don't care	Don't care	Low <sup>(1)</sup>	The outputs are disabled (turned off).
High	High	High	The outputs are left unchanged.
Low	High	High	The input buffer is enabled. The outputs are left unchanged.
High	Low	High	The internal refresh signal is disabled. The transmission buffer is updated. The outputs are left unchanged.
Don't care		High	The outputs are updated according to current transmission buffer value.
Low	Low	High	The device operates in direct control mode as described in the respective paragraph.

1. The outputs are turned off on OUT\_EN falling edge and they are kept disabled as long as it is low.

#### 6.1.1 Input signals (IN1 to IN8)

Inputs from IN1 to IN8 are the driving signals of the corresponding OUT1 to OUT8 outputs. The present data are directly loaded on related outputs if  $\overline{\text{SYNC}}$  and  $\overline{\text{LOAD}}$  inputs are low (DCM operation) or stored into input buffer when  $\overline{\text{LOAD}}$  is low and  $\overline{\text{SYNC}}$  is high.

#### 6.1.2 Load input data ( $\overline{\text{LOAD}}$ )

The input is active low; it stores the present data of IN1 to IN8 into the input buffer.



### 6.1.3 Output synchronization (SYNC)

The input is active low; it enables the ISO8200B transmission buffer to load the present data of the input buffer and manages the transmission between the two isolated sides of the device.


### 6.1.4 Watchdog

The isolated side of the device provides a watchdog function in order to guarantee a safe condition when V<sub>DD</sub> supply voltage is missing.

If the logic side does not update the output status within  $t_{WD}$ , all the outputs are disabled until a new update request is received.

The refresh signal is also considered a valid update signal, so the isolated side watchdog does not protect the system from a failure of the host controller (e.g. MCU freezing).


**Figure 7. Watchdog behavior**



### 6.1.5 Output enable (OUT\_EN)

This pin provides a fast way to disable all the outputs simultaneously. When the OUT\_EN pin is driven low the outputs are disabled. To enable the output stage, it is then necessary to raise the OUT\_EN pin. This timing execution is compatible with an external reset push from the operator, safety requirement, and permits in a PLC system, a microcontroller polling to obtain all internal information during a reset procedure.

**Figure 8. Output channel enable timing**



## 6.2 Direct control mode (DCM)

When  $\overline{\text{SYNC}}$  and  $\overline{\text{LOAD}}$  inputs are driven by the same signal, the device operates in direct control mode (DCM).

In DCM the  $\overline{\text{SYNC}} / \overline{\text{LOAD}}$  signal operates as an active low input enable:

- when the signal is high, the current output configuration is kept regardless of the input values
- when the signal is low, each channel input directly drives the respective output

This operation mode can also be set by shorting both the signals to the digital ground; in this case the channel outputs are always directly driven by the inputs except when  $\text{OUT\_EN}$  is low (outputs disabled).

**Table 14. Interface signal operation in direct control mode**

$\overline{\text{SYNC}} / \overline{\text{LOAD}}$	$\text{OUT\_EN}$	Device behavior
Don't care	Low <sup>(1)</sup>	The outputs are disabled (turned off).
High	High	The outputs are left unchanged.
Low	High	The channel inputs drive the outputs.

1. The outputs are turned off on  $\text{OUT\_EN}$  falling edge and they are kept disabled as long as it is low.

**Figure 9. Direct control mode IC configuration**





Figure 10. Direct control mode time diagram



AM14898v1

### 6.3 Synchronous control mode (SCM)

When  $\overline{SYNC}$  and  $\overline{LOAD}$  inputs are independently driven, the device can operate in synchronous control mode (SCM). The SCM is used to reduce the jittering of the outputs and to drive all the outputs of different devices at the same time.

In SCM the  $\overline{LOAD}$  signal is forced low in order to update the input buffer while the  $\overline{SYNC}$  signal is high. After that, the  $\overline{LOAD}$  signal is raised and the  $\overline{SYNC}$  one is forced low for at least  $t_{SYNC(SCM)}$ . During this period, the internal refresh is disabled and any pending transmission between the low voltage and the isolated side is completed. When the  $\overline{SYNC}$  signal is raised the channel output configuration is changed according to the one stored in the input.

If the  $t_{SYNC(SCM)}$  limit is met, the maximum jitter of the channel outputs is  $t_{jitter}(SCM)$ .


If more devices share the same  $\overline{SYNC}$  signal, all device outputs change simultaneously with a maximum jitter related to maximum delay and maximum jitter for single devices.

**Table 15. Interface signal operation in synchronous control mode**

LOAD	SYNC	OUT_EN	Device behavior
Don't care	Don't care	Low <sup>(1)</sup>	The outputs are disabled (turned off).
High	High	High	The outputs are left unchanged.
Low	High	High	The input buffer is enabled. The outputs are left unchanged.
High	Low	High	The internal refresh signal is disabled. The transmission buffer is updated. The outputs are left unchanged.
High	Rising edge	High	The outputs are updated according to the current transmission buffer value.
Low	Low	High	Should be avoided. (DCM operation only)

1. The outputs are turned off on OUT\_EN falling edge and they are kept disabled as long as it is low.

**Figure 11. Synchronous control mode IC configuration**



AM14899v1

Figure 12. Synchronous control mode timing diagram





Figure 13. Multiple device synchronous control mode



## 6.4 Fault indication

The  $\overline{\text{FAULT}}$  pin is an active low open drain output indicating fault conditions. This pin is activated when at least one of the following conditions occurs:

- Junction overtemperature of one or more channels ( $T_J > T_{TJSD}$ );
- Communication error.

### 6.4.1 Junction overtemperature and case overtemperature

The thermal status of the device is updated during each transmission sequence between the two isolated sides.

In SCM operation, when the  $\overline{\text{LOAD}}$  signal is high and the  $\overline{\text{SYNC}}$  one is low, the communication is disabled. In this case the thermal status of the device cannot be updated and the  $\overline{\text{FAULT}}$  indication maybe be different from the current status.

In any case, the thermal protection of the channel outputs are always operative.

Figure 14. Thermal status update (DCM)





Figure 15. Thermal status update (SCM)



# 7 Power section


## 7.1 Current limitation

The current limitation process is activated when the current sense connected on the output stage measures a current value, which is higher than a fixed threshold.

When this condition is verified the gate voltage is modulated to avoid output current increasing over the limitation value.

Figure 16 shows typical output current waveforms with different load conditions.

**Figure 16. Current limitation with different load conditions**



AM14996v1



## 7.2 Thermal protection

The device is protected against overheating due to overload conditions. During the driving period, if the output is overloaded, the device suffers two different thermal stresses, the former related to the junction, and the latter related to the case.

The two faults have different trigger thresholds: the junction protection threshold is higher than the case protection one; generally the first protection that is activated in thermal stress conditions is the junction thermal shutdown. The output is turned off when the temperature is higher than the related threshold and turned back on when it goes below the reset threshold. This behavior continues until the fault on the output is present.

If the thermal protection is active and the temperature of the package increases over the fixed case protection threshold, the case protection is activated and the output is switched off and back on when the junction temperature of each channel in fault and case temperature are below the respective reset thresholds.

Figure 17 shows the thermal protection behavior, while Figure 18 reports typical temperature trends and output vs. input state.

Figure 17. Thermal protection flowchart





Figure 18. Thermal protection




## 8 Conventions

### 8.1 Supply voltage and power output conventions

Figure 19, shows the convention used in this paper for voltage and current usage.


Figure 19. Supply voltage and power output conventions



## 9 Thermal information

### 9.1 Thermal impedance

Figure 20. Simplified thermal model



## 10 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK is an ST trademark.

**Table 16. PowerSO-36 mechanical data**

Dim.	mm		
	Min.	Typ.	Max.
A			3.60
a1	0.10		0.30
a2			3.30
a3	0		0.10
b	0.22		0.38
c	0.23		0.32
D(1)	9.40		9.80
E	13.90		14.50
E1(1)	10.90		11.10
E2			2.90
E3	5.8		6.2
e		0.65	
e3		11.05	
G	0		0.10
H	15.50		15.90
h			1.10
L	0.80		1.10
N			10°
S	0°		8°



Table 17. Footprint data

Dim.	mm
A	9.5
B	14.7-15.0
C	12.5-12.7
D	6.3
E	0.46
F	0.27
G	0.65

## 11 Ordering information

**Table 18. Ordering information**

<b>Order code</b>	<b>Package</b>	<b>Packaging</b>
ISO8200B	PowerSO-36	Tube
ISO8200BTR	PowerSO-36	Tape and reel

## 12 Revision history

**Table 19. Document revision history**

Date	Revision	Changes
19-Oct-2012	1	Initial release.



**Please Read Carefully:**

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

**UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.**

**UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.**

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2012 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

[www.st.com](http://www.st.com)

