



IT8711F

Low Pin Count Input / Output (LPC I/O)

Preliminary Programming Guide V0.1

Notice: The information provided in this publication is believed to be accurate. Integrated circuits sold by ITE are covered by the warranty and patent indemnification provisions stipulated in the terms ITE Terms and Conditions of Sale, as revised from time to time. ITE makes no warranty, expressed, statutory, implied, or by description, regarding the information in this publication or regarding the freedom of the described chip(s) from patent infringement, except as specifically provided in the ITE Terms and Conditions of Sale. Furthermore, ITE makes no warranty of merchantability or fitness for any purpose. ITE reserves the right to halt production or modify specifications and prices at any time without notice. Accordingly, the reader is cautioned to verify that the specification and other information included in this publication is current before placing product orders.

Products described herein are intended for use in normal commercial applications. Applications involving unusual environment or reliability requirements (e.g., military equipment or medical life-support equipment) are specifically not recommended without additional processing by ITE for such applications. All trademarks are the sole property of their respective owners.

To find out more about ITE, visit our World Wide Web site at:

<http://www.ite.com.tw>
<http://www.iteusa.com>

Copyright © ITE, Inc. 2001

THE TERMS AND CONDITIONS IN THE BACK OF THIS DOCUMENTATION GOVERN ALL SALES BY ITE. ITE WILL NOT BE BOUND BY ANY TERMS INCONSISTENT WITH THESE UNLESS ITE AGREES OTHERWISE IN WRITING. ACCEPTANCE OF BUYERS ORDER SHALL BE BASED ON THESE TERMS.

Contents

1. Overview	1
2. Block Diagram	3
3. Pin Configuration	5
4. Programming Sequence and Flow Charts	7
4.1 Configuring Sequence Description	7
4.2 FDC (LDN=00h)	8
4.3 Serial Port 1 (LDN=01h)	9
4.4 Serial Port 2 (LDN=02h)	10
4.4.1 Serial Port 2 Configuration Registers (LDN=02h)	10
4.4.1.1 Serial Port 2 Base Address MSB Register (Index=60h, Default=02h)	10
4.4.1.2 Serial Port 2 Base Address LSB Register (Index=61h, Default=F8h)	10
4.4.1.3 Serial Port 2 Interrupt Level Select (Index=70h, Default=03h)	10
4.4.1.4 Serial Port 2 Special Configuration Register 1 (Index=F0h, Default=00h)	11
4.4.1.5 Serial Port 2 Special Configuration Register 2 (Index=F1h, Default=50h)	11
4.4.1.6 Serial Port 2 Special Configuration Register 3 (Index=F2h, Default=00h)	11
4.4.1.7 Serial Port 2 Special Configuration Register 4 (Index=F3h, Default=7Fh)	12
4.5 Parallel Port (LDN=03h)	14
4.5.1 SPP and EPP Modes	14
4.6 SWC (LDN=04h)	17
4.7 Keyboard (LDN=05h)	17
4.8 Game Port (LDN=08h)	20
4.8.1 Game Port (Base+0h)	22
4.9 CIR (LDN=09h)	22
4.10 MIDI (LDN=0Ah)	25

Figures

Figure 4-1. Enter the MB PnP Mode Flow Chart	7
Figure 4-2. FDC Control Flow Chart	8
Figure 4-3. Serial Port Control Flow Chart	9
Figure 4-4. Smart Card Operating Sequence Example	12
Figure 4-5. Flow Chart for IT8711F Smart Card Reader	13
Figure 4-6. Select Parallel Port Modes Flow Chart	16
Figure 4-7. KBC Command Byte Register Test Flow Chart	19
Figure 4-8. Game Port Register	20
Figure 4-9. Game Port I/O Flow Chart	21
Figure 4-10. CIR RX Flow Chart	23
Figure 4-11. CIR TX Flow Chart	24
Figure 4-12. MIDI I/O Flow Chart	26

Tables

Table 4-1. FDC Configuration Registers	8
Table 4-2. Serial Port 1 Configuration Registers	9



Table 4-3. Serial Port 2 Configuration Registers	10
Table 4-4. Parallel Port Configuration Registers	14
Table 4-5. Address Map and Bit Map for SPP and EPP Modes	14
Table 4-6. Bit Map of the ECP Registers	15
Table 4-7. ECP Register Definitions.....	15
Table 4-8. ECP Mode Descriptions	15
Table 4-9. SWC Configuration Registers	17
Table 4-10. Keyboard Configuration Registers.....	17
Table 4-11. Data Register READ/WRITE Controls	18
Table 4-12. Status Register	18
Table 4-13. Game Port Configuration Registers	20
Table 4-14. Consumer IR Configuration Registers	22
Table 4-15. MIDI Port Configuration Registers.....	25

1. Overview


The IT8711F is a LPC Interface based highly integrated Super I/O. The IT8711F provides the most commonly used legacy Super I/O functionality. The device's LPC interface complies with Intel 'LPC Interface Specification Rev. 1.01'. The IT8711F meets the "Microsoft® PC98/PC99/PC2001 System Design Guide" requirements and is ACPI compliant.

Features include one high-performance 2.88MB floppy disk controller, with digital data separator, supporting one 360K/720K/1.2M/1.44M/2.88M floppy disk drive. One multi-mode high-performance parallel port features the bi-directional Standard Parallel Port (SPP), the Enhanced Parallel Port (EPP V.1.7 and EPP V.1.9 are supported), and the IEEE 1284 compliant Extended Capabilities Port (ECP). Two 16C550 standard compatible enhanced UARTs perform asynchronous communication, and support SIR. The Smart Card Interface is internally connected to UART2. The Keyboard Controller, Consumer IR, MIDI and Game Port are also supported.


These 9 logical devices can be individually enabled or disabled via software configuration registers. The IT8711F utilizes power-efficient circuitry to reduce power consumption. Once a logical device is disabled, the inputs are gated inhibit, the outputs are TRI-STATE and the input clock is disabled. The IT8711F requires a single 24/48 MHz clock input and operates with a +3.3V power supply.

The IT8711F is available in 100-pin QFP (Quad Flat Package).

2. Block Diagram



3. Pin Configuration



4. Programming Sequence and Flow Charts

4.1 Configuring Sequence Description




Figure 4-1. Enter the MB PnP Mode Flow Chart

(1) Enter the MB PnP Mode

To enter the MB PnP Mode, 2 specific I/O write operations (87h) must be performed during the "Wait for key" state. The addresses of the configuration Index/Data register pair are determined by the power-on strapping of pin 89 (JP3). 2Eh/2Fh is selected when the power-on strapping value of this pin is high (internal pull-up resistor); 4Eh/4Fh is selected when the power-on strapping value of this pin is low (external pull-down resistor).

(2) Modifying the Data of the Registers

All configuration registers can be accessed after the MB PnP Mode is accessed. Before accessing a selected register, the content of Index 07h must be changed to the LDN to which the register belongs, except some Global registers.

(3) Exiting the MB PnP Mode

Set bit 1 of the configure control register (Index=02h) to "1" to exit the MB PnP Mode.

4.2 FDC (LDN=00h)

Table 4-1. FDC Configuration Registers

LDN	Index	R/W	Default	Configuration Register or Action
00h	30h	R/W	00h	FDC Activate
00h	60h	R/W	03h	FDC Base Address MSB Register
00h	61h	R/W	F0h	FDC Base Address LSB Register
00h	70h	R/W	06h	FDC Interrupt Level Select
00h	74h	R/W	02h	FDC DMA Channel Select
00h	F0h	R/W	00h	FDC Special Configuration Register 1
00h	F1h	R/W	00h	FDC Special Configuration Register 2




Figure 4-2. FDC Control Flow Chart

4.3 Serial Port 1 (LDN=01h)

Table 4-2. Serial Port 1 Configuration Registers

LDN	Index	R/W	Default	Configuration Register or Action
01h	30h	R/W	00h	Serial Port 1 Activate
01h	60h	R/W	03h	Serial Port 1 Base Address MSB Register
01h	61h	R/W	F8h	Serial Port 1 Base Address LSB Register
01h	70h	R/W	04h	Serial Port 1 Interrupt Level Select
01h	F0h	R/W	00h	Serial Port 1 Special Configuration Register




Figure 4-3. Serial Port Control Flow Chart

4.4 Serial Port 2 (LDN=02h)

Table 4-3. Serial Port 2 Configuration Registers

LDN	Index	R/W	Default	Configuration Register or Action
02h	30h	R/W	00h	Serial Port 2 Activate
02h	60h	R/W	02h	Serial Port 2 Base Address MSB Register
02h	61h	R/W	F8h	Serial Port 2 Base Address LSB Register
02h	70h	R/W	03h	Serial Port 2 Interrupt Level Select
02h	F0h	R/W	00h	Serial Port 2 Special Configuration Register 1
02h	F1h	R/W	50h	Serial Port 2 Special Configuration Register 2
02h	F2h	R/W	00h	Serial Port 2 Special Configuration Register 3
02h	F3h	R/W	7Fh	Serial Port 2 Special Configuration Register 4

4.4.1 Serial Port 2 Configuration Registers (LDN=02h)

4.4.1.1 Serial Port 2 Base Address MSB Register (Index=60h, Default=02h)

Bit	Description
7-4	Read only with '0h' for Base Addresses [15:12].
3-0	Read/write, mapped as Base Addresses [11:8].

4.4.1.2 Serial Port 2 Base Address LSB Register (Index=61h, Default=F8h)

Bit	Description
7-3	Read/write, mapped as Base Addresses [7:3].
2-0	Read only as '000b.'

4.4.1.3 Serial Port 2 Interrupt Level Select (Index=70h, Default=03h)

Bit	Description
7-4	Reserved with default '0h.'
3-0	Select the interrupt level ^{Note1} for Serial Port 2.

Note 1: Interrupt level mapping

Fh-Dh: not valid
Ch: IRQ12

.

3h: IRQ3
2h: not valid
1h: IRQ1

0h: no interrupt selected

4.4.1.4 Serial Port 2 Special Configuration Register 1 (Index=F0h, Default=00h)

Bit	Description
7-1	Reserved
0	S2_IRQ_SHR (Serial Port 2 Interrupt Request Sharing) 0: Normal (default). 1: Enable S2 IRQ sharing.

4.4.1.5 Serial Port 2 Special Configuration Register 2 (Index=F1h, Default=50h)

Bit	Description
7	IR_R2T_DLY (IR RX to TX Delay Mode) 0: Transmission delays (40 bits) when the SIR or ASKIR is switched from RX mode to TX mode. (default) 1: No transmission delays (40 bits) when the SIR or ASKIR is switched from RX mode to TX mode.
6	IR_T2R_DLY (IR TX to RX Delay Mode) 0: Transmission delays (40 bits) when the SIR or ASKIR is switched from TX mode to RX mode. 1: No transmission delays (40 bits) when the SIR or ASKIR is switched from TX mode to RX mode (default).
5	Reserved with default "0b"
4	HF_DLX (Half Duplex Enable) 0: Full Duplex 1: Half Duplex (default)
3	Reserved with default "0b"
2-0	S2_MOD (Serial Port 2 Mode) 000: Standard (default) 001: IrDA SIR 010: ASKIR 100: Smart Card Reader (SCR) else: Reserved

4.4.1.6 Serial Port 2 Special Configuration Register 3 (Index=F2h, Default=00h)

Bit	Description
7	COM_PNP_EN 0: Disable COM Port device Plug-and-Play operation (default). 1: Enable COM Port device Plug-and-Play operation.
6-5	Reserved
4	PNP_ID This bit is only available when bit 7=1. 0: PNP_ID Access mode (default). 1: Normal Plug-and-Play operation mode.
3	Reserved
2	SCPWR_POR (SCPWR Polarity) 0: Active low (default). 1: Active high.
1-0	SCCLK_SEL1-0 (SCCLK Frequency Selection) 00: Stop (default) 01: 3.5 MHz 10: 7.1 MHz 11: Special Frequency (96 MHz/SCDIV)

4.4.1.7 Serial Port 2 Special Configuration Register 4 (Index=F3h, Default=7Fh)

Bit	Description
7	Reserved
6-0	SCDIV6-0 (SCCLK Special Divisor).




Figure 4-4. Smart Card Operating Sequence Example




Figure 4-5. Flow Chart for IT8711F Smart Card Reader

4.5 Parallel Port (LDN=03h)

Table 4-4. Parallel Port Configuration Registers

LDN	Index	R/W	Default	Configuration Register or Action
03h	30h	R/W	00h	Parallel Port Activate
03h	60h	R/W	03h	Parallel Port Primary Base Address MSB Register
03h	61h	R/W	78h	Parallel Port Primary Base Address LSB Register
03h	62h	R/W	07h	Parallel Port Secondary Base Address MSB Register
03h	63h	R/W	78h	Parallel Port Secondary Base Address LSB Register
03h	64h	R/W	00h	POST Data Port Base Address MSB Register
03h	65h	R/W	80h	POST Data Port Base Address LSB Register
03h	70h	R/W	07h	Parallel Port Interrupt Level Select
03h	74h	R/W	03h	Parallel Port DMA Channel Select ^{Note1}
03h	F0h	R/W	03h ^{Note2}	Parallel Port Special Configuration Register

Note 1: When the ECP mode is not enabled, this register is **read only** as '04h', and cannot be written.

Note 2: When the bit 2 of the Primary Base Address LSB Register of Parallel Port is set to 1, the EPP mode cannot be enabled. Bit 0 of this register is always 0.

4.5.1 SPP and EPP Modes

Table 4-5. Address Map and Bit Map for SPP and EPP Modes

Register	Address	R/W	D0	D1	D2	D3	D4	D5	D6	D7	Mode
Data Port	Base 1+0h	R/W	PD0	PD1	PD2	PD3	PD4	PD5	PD6	PD7	SPP/EPP
Status Port	Base 1+1h	RO	TMOUT	1	1	ERR#	SLCT	PE	ACK#	BUSY#	SPP/EPP
Control Port	Base 1+2h	R/W	STB	AFD	INIT	SLIN	IRQE	PDDIR	1	1	SPP/EPP
EPP Address Port	Base 1+3h	R/W	PD0	PD1	PD2	PD3	PD4	PD5	PD6	PD7	EPP
EPP Data Port0	Base 1+4h	R/W	PD0	PD1	PD2	PD3	PD4	PD5	PD6	PD7	EPP
EPP Data Port1	Base 1+5h	R/W	PD0	PD1	PD2	PD3	PD4	PD5	PD6	PD7	EPP
EPP Data Port2	Base 1+6h	R/W	PD0	PD1	PD2	PD3	PD4	PD5	PD6	PD7	EPP
EPP Data Port3	Base 1+7h	R/W	PD0	PD1	PD2	PD3	PD4	PD5	PD6	PD7	EPP

Note 1: The Base address 1 depends on the Logical Device configuration registers of Parallel Port (0X60, 0X61).

Table 4-6. Bit Map of the ECP Registers

Register	D7	D6	D5	D4	D3	D2	D1	D0
data	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
ecpAFifo	Addr/RLE	Address or RLE field						
dscr	nBusy	nAck	PError	Select	nFault	1	1	1
dcr	1	1	PDDIR	IRQE	SelectIn	nInit	AutoFd	Strobe
cFifo	Parallel Port Data FIFO							
ecpDFifo	ECP Data FIFO							
tFifo	Test FIFO							
cnfgA	0	0	0	1	0	0	0	0
cnfgB	0	intrValue	0	0	0	0	0	0
ecr	mode			nErrIntrEn	dmaEn	ServiceIntr	full	empty

Table 4-7. ECP Register Definitions

Name	Address	R/W	ECP Mode	Function
Data	Base 1 +000H	R/W	000-001	Data Register
EcpAFifo	Base 1 +000H	R/W	011	ECP FIFO (Address)
Dscr	Base 1 +001H	R/W	All	Status Register
dcr	Base 1 +002H	R/W	All	Control Register
cFifo	Base 2 +000H	R/W	010	Parallel Port Data FIFO
ecpDFifo	Base 2 +000H	R/W	011	ECP FIFO (DATA)
tFifo	Base 2 +000H	R/W	110	Test FIFO
cnfgA	Base 2 +000H	RO	111	Configuration Register A
cnfgB	Base 2 +001H	R/W	111	Configuration Register B
ecr	Base 2 +002H	R/W	All	Extended Control Register

Table 4-8. ECP Mode Descriptions

Mode	Description
000	Standard Parallel Port Mode
001	PS/2 Parallel Port Mode
010	Parallel Port FIFO Mode
011	ECP Parallel Port Mode
110	Test Mode
111	Configuration Mode




Figure 4-6. Select Parallel Port Modes Flow Chart

4.6 SWC (LDN=04h)

Table 4-9. SWC Configuration Registers

LDN	Index	R/W	Power-Well	Default	Configuration Register or Action
04h	E0h	R/W	VSB	--	SWC Status Register 1
04h	E1h	R/W	VSB	--	SWC Status Register 2
04h	E2h	R/W	VSB	00h	SWC_STS1 to PME during VCC ON Enable Register
04h	E3h	R/W	VSB	00h	SWC_STS2 to PME during VCC ON Enable Register
04h	E4h	R/W	VSB	00h	SWC_STS1 to PME during VCC OFF Enable Register
04h	E5h	R/W	VSB	00h	SWC_STS1 to SMI during VCC ON Enable Register
04h	E6h	R/W	VSB	00h	SWC_STS2 to SMI during VCC ON Enable Register
04h	E7h	R/W	VSB	00h	SWC_STS1 to SMI during VCC OFF Enable Register
04h	F0h	R/W	VPP ^{Note}	00h	Power ON Event Enable Register
04h	F1h	R/W	VSB	00h	Power ON Status Register
04h	F2h	R/W	VPP ^{Note}	00h	Power ON Control Register
04h	F3h	R/W	VPP ^{Note}	00h	Reserved
04h	F4h	R/W	VPP ^{Note}	00h	SWC Miscellaneous Control Register
04h	F5h	R/W	VPP ^{Note}	-	SWC Special Code Index Register
04h	F6h	R/W	VPP ^{Note}	-	SWC Special Code Data Register

Note: VPP is supported by VSB when VSB is present, and is supported by VBAT when VSB is not present.

4.7 Keyboard (LDN=05h)

Table 4-10. Keyboard Configuration Registers

LDN	Index	R/W	Default	Configuration Register or Action
05h	30h	R/W	00h or 01h	Keyboard Activate
05h	60h	R/W	00h	KBC Data Base Address MSB Register
05h	61h	R/W	60h	KBC Data Base Address LSB Register
05h	62h	R/W	00h	KBC Command Base Address MSB Register
05h	63h	R/W	64h	KBC Command Base Address LSB Register
05h	70h	R/W	01h	Keyboard Interrupt Level Select
05h	71h	RO-R/W	02h	Keyboard Interrupt Type ^{Note}
05h	F0h	R/W	00h	KBC Special Configuration Register

Note: The register is **read only** unless the write enable bit (Index=F0h) is asserted.



Table 4-11. Data Register READ/WRITE Controls

Host Address ^{Note}	R/W*	Function
60h	RO	READ DATA
60h	WO	WRITE DATA, (Clear F1)
64h	RO	READ Status
64h	WO	WRITE Command, (set F1)

Table 4-12. Status Register

7	6	5	4	3	2	1	0
ST7	ST6	ST5	ST4	F1	F0	IBF	OBF




Figure 4-7. KBC Command Byte Register Test Flow Chart

4.8 Game Port (LDN=08h)

Table 4-13. Game Port Configuration Registers

LDN	Index	R/W	Default	Configuration Register or Action
08h	30h	R/W	00h	Game Port Activate
08h	60h	R/W	02h	Game Port Base Address MSB Register
08h	61h	R/W	01h	Game Port Base Address LSB Register




Figure 4-8. Game Port Register




Figure 4-9. Game Port I/O Flow Chart

The Game port integrates four timers for two joysticks. The IT8711F allows the Game Port base address to be located within the host I/O address space 100h to 0FFFh. Currently, most game software assume that the Game (or Joystick) I/O port is located at 201h.

A write to the Game port base address will trigger four timers. A read from the same address returns four bits that correspond to the output from the four timers, and other four status bits corresponding to the joystick buttons will also be returned. A button value of 0 indicates that the button is pressed. When the Game port base address is written, the X/Y timer bits go high. Once the Game port base address is written, each timer output remains high for a duration of time determined by the current joystick position.

4.8.1 Game Port (Base+0h)

Bit	Signal	Description
7	JBB2	Joystick B, Button 2 (pin 56 of Joystick connector)
6	JBB1	Joystick B, Button 1 (pin 55 of Joystick connector)
5	JBCY	Joystick B, Coordinate Y (pin 54 of Joystick connector)
4	JBCX	Joystick B, Coordinate X (pin 53 of Joystick connector)
3	JAB2	Joystick A, Button 2 (pin 52 of Joystick connector)
2	JAB1	Joystick A, Button 1 (pin 51 of Joystick connector)
1	JACY	Joystick A, Coordinate Y (pin 50 of Joystick connector)
0	JACX	Joystick A, Coordinate X (pin 49 of Joystick connector)

4.9 CIR (LDN=09h)

Table 4-14. Consumer IR Configuration Registers

LDN	Index	R/W	Default	Configuration Register or Action
09h	30h	R/W	00h	Consumer IR Activate
09h	60h	R/W	03h	Consumer IR Base Address MSB Register
09h	61h	R/W	10h	Consumer IR Base Address LSB Register
09h	70h	R/W	0Bh	Consumer IR Interrupt Level Select
09h	F0h	R/W	00h	Consumer IR Special Configuration Register

a. Set CIR Registers:

TX: baud rate, frequency, pulse width, pulse mode, deferral mode, RLE mode and FIFO threshold.

RX: Baud rate frequency range, sync mode and FIFO threshold.

b. Begin to Transmit/Receive Data:

TX: Before transmitting any data, the TX FIFO must be cleared first. The device then starts to transmit one frame data into the FIFO. During data transmit, the TX FIFO byte count must be monitored closely to ensure the byte count is remained below the maximum FIFO value, for FIFO to receive further data. It is recommended to clear the FIFO data before the next frame data transmission can be started.

RX: Before transmitting any data, the RX FIFO must be cleared first. RXEN and RXEND are then enabled, and RXACT is asserted low by writing 1 to clear this bit, as illustrated in the diagram on the next page.




Figure 4-10. CIR RX Flow Chart




Figure 4-11. CIR TX Flow Chart

4.10 MIDI (LDN=0Ah)

Table 4-15. MIDI Port Configuration Registers

LDN	Index	R/W	Default	Configuration Register or Action
0Ah	30h	R/W	00h	MIDI Port Activate
0Ah	60h	R/W	03h	MIDI Port Base Address MSB Register
0Ah	61h	R/W	00h	MIDI Port Base Address LSB Register
0Ah	70h	R/W	0Ah	MIDI Port Interrupt Level Select
0Ah	F0h	R/W	00h	MIDI Port Special Configuration Register

The IT8711F supports the MIDI capability by incorporating hardware to emulate the MPU-401 in the UART mode. It is software compatible with MPU-401 interface, but only supports the **UART mode** (non-intelligent mode). The UART is used to convert parallel data to the serial data required by MIDI. The serial data format is RS-232 like: 1 start bit, 8 data bits, and 1 stop bit. The serial data rate is fixed at 31.25 Kbaud.

The MPU-401 logical device occupies two consecutive I/O spaces. The device also uses an interrupt. Both the base address and the interrupt level are programmable. MIDI Base+0 is the MIDI Data port, and MIDI Base+ 1 is the Command/Status port.

MIDI Data Port:

The MIDI Data Port is used to transmit and receive MIDI data. When in UART mode, all transmit data is transferred through a 16-byte FIFO and receive data through another 16-byte FIFO.

UART Mode:

1. All reads of the Data port, MIDI Base+0, return the next byte in the receive buffer FIFO. The serial data received from the MIDI_IN pin is stored in the receive buffer FIFO. The bit 7 RXS of the Status register is updated to reflect the new receive buffer FIFO status. The receive data available interrupt will be issued only if the FIFO has reached its programmed trigger level. The interrupts will be cleared as soon as the FIFO drops below its trigger level. The trigger level is programmable by changing bits 2-1 of the MIDI port Special Configuration Register, LDN8_F0h.
2. All writes to the Data port, MIDI Base+0, are placed in the transmit buffer FIFO. Whenever the transmit buffer FIFO is not empty, the data bytes are read from the buffer in turn and sent out from the MIDI_OUT pin. The bit 6 TXS of the Status Register is updated to reflect the new transmit buffer FIFO status.
3. All writes to the Command port, MIDI Base+1, are monitored and acknowledged below:

FFh: Set the interface into the initialization condition. The interface returns to the intelligent mode

Others: No operation




Figure 4-12. MIDI I/O Flow Chart

INTEGRATED TECHNOLOGY EXPRESS, INC. TERMS AND CONDITIONS OF SALE (Rev: May '98)

www.DataSheet4U.com

These Terms and Conditions of Sale apply to all items designed, sold and/or made by Integrated Technology Express, Inc. ("ITE Taiwan") and/or Integrated Technology Express, Inc. ("ITE California"), and Buyer agrees they apply to all such items.

0. PARTIES

ITE Taiwan is a company headquartered in the Republic of China, Taiwan, and incorporated under Taiwan law, and ITE California is a separate company incorporated under California law and headquartered in California. These two companies are independent, and, except as to the entity which invoices for goods delivered to it, Buyer holds no rights against and has no commitments from ITE California and/or ITE Taiwan. Subject to the foregoing, "Seller" refers to the entity which invoices Buyer for product, provided however that both ITE Taiwan and ITE California shall each be entitled to claim protection under paragraphs 4(b)-4(f), 5, 8, 9, 10, 11, 12 and 13 below.

1. ACCEPTANCE OF TERMS

BUYER ACCEPTS THESE TERMS (i) BY WRITTEN ACCEPTANCE (BY PURCHASE ORDER OR OTHERWISE), OR (ii) BY FAILURE TO RETURN GOODS DESCRIBED ON THE FACE OF THE PACKING LIST WITHIN FIVE DAYS OF THEIR DELIVERY.

2. DELIVERY

(a) Delivery will be made Free Carrier (Incoterms), Seller's warehouse, Science-Based Industrial Park, Taiwan (if Seller is ITE Taiwan or ITE California) or Santa Clara, California (if Seller is ITE California).

(b) Title to the goods and the entire risk will pass to Buyer upon delivery to carrier.

(c) Shipments are subject to availability. Seller shall make every reasonable effort to meet the date(s) quoted or acknowledged; and if Seller makes such effort, Seller will not be liable for any delays.

3. TERMS OF PAYMENT

(a) Terms are as stated on Seller's quotation, or if none are stated, net thirty (30) days. Accounts past due will incur a monthly charge at the rate of one percent (1%) per month (or, if less, the maximum allowed by applicable law) to cover servicing costs.

(b) Seller reserves the right to change credit terms at any time in its sole discretion.

4. LIMITED WARRANTY

(a) Seller warrants that the goods sold will be free from defects in material and workmanship and comply with Seller's applicable published specifications for a period of ninety (90) days from the date of Seller's delivery.

(b) Goods or parts which have been subject to abuse (including without limitation repeated or extended exposure to conditions at or near the limits of applicable absolute ratings) misuse, accident, alteration, neglect, or unauthorized repair or improper application are not covered by any warranty. No warranty is made with respect to custom products or goods produced to Buyer's specifications (unless specifically stated in a writing signed by Seller).

(c) No warranty is made with respect to goods used in devices intended for use in applications where failure to perform when properly used can reasonably be expected to result in significant injury (including, without limitation, navigation, aviation or nuclear equipment, or for surgical implant or to support or sustain life) and Buyer agrees to indemnify, defend, and hold harmless Seller from all claims, damages and liabilities arising out of any such uses.

(d) This Paragraph 4 is the only warranty by Seller with respect to goods and may not be modified or amended except in writing signed by an authorized officer of Seller.

(e) Buyer acknowledges and agrees that it is not relying on any applications, diagrams or circuits contained in any literature, and Buyer will test all parts and applications under extended field and laboratory conditions. Notwithstanding any cross-reference or any statements of compatibility, functionality, interchangeability, and the like, the goods may differ from similar goods from other vendors in performance, function or operation, and in areas not contained in the written specifications, or as to ranges and conditions outside such specifications; and Buyer agrees that there are no warranties and that Seller is not responsible for such things.

(f) EXCEPT AS PROVIDED ABOVE, SELLER MAKES NO WARRANTIES OR CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY; AND SELLER EXPRESSLY EXCLUDES AND DISCLAIMS ANY WARRANTY OR CONDITION OF MERCHANTABILITY OR FITNESS FOR PARTICULAR PURPOSE OR APPLICATION.

5. LIMITATION OF LIABILITY

(a) Seller will not be liable for any loss, damage or penalty resulting from causes beyond its reasonable control, including but not limited to delay by others, force majeure, acts of God, or labor conditions. In any such event, the date(s) for Seller's performance will be deemed extended for a period equal to any delay resulting.

(b) THE LIABILITY OF SELLER ARISING OUT OF THE CONTRACT OR ANY GOODS SOLD WILL BE LIMITED TO REFUND OF THE PURCHASE PRICE OR REPLACEMENT OF PURCHASED GOODS (RETURNED TO SELLER FREIGHT PRE-PAID) OR, WITH SELLER'S PRIOR WRITTEN CONSENT, REPAIR.

(c) Buyer will not return any goods without first obtaining a customer return order number.

(d) AS A SEPARATE LIMITATION, IN NO EVENT WILL SELLER BE LIABLE FOR COSTS OF SUBSTITUTE GOODS; FOR ANY SPECIAL, CONSEQUENTIAL, INCIDENTAL OR INDIRECT DAMAGES; OR LOSS OF USE, OPPORTUNITY, MARKET POTENTIAL, AND/OR PROFIT ON ANY THEORY (CONTRACT, TORT, FROM THIRD PARTY CLAIMS OR

OTHERWISE). THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF ANY REMEDY.

(e) No action against Seller, whether for breach, indemnification, contribution or otherwise, shall be commenced more than one year after the cause of action has accrued, or more than one year after either the Buyer, user or other person knew or with reasonable diligence should have known of the matter or of any claim of dissatisfaction or defect involved; and no such claim may be brought unless Seller has first been given commercially reasonable notice, a full written explanation of all pertinent details, and a good faith opportunity to resolve the matter.

(f) BUYER EXPRESSLY AGREES TO THE LIMITATIONS OF THIS PARAGRAPH 5 AND TO THEIR REASONABLENESS.

6. SUBSTITUTIONS AND MODIFICATIONS

Seller may at any time make substitutions for product ordered which do not materially and adversely affect overall performance with the then current specifications in the typical and intended use. Seller reserves the right to halt deliveries and shipments and alter specifications and prices without notice. Buyer shall verify that the literature and information is current before purchasing.

7. CANCELLATION

(a) The contract may not be canceled by Buyer except with written consent by Seller and Buyer's payment of reasonable cancellation charges (including but not be limited to expenses already incurred for labor and material, overhead, commitments made by Seller, and a reasonable profit).

(b) In no event will Buyer have rights in partially completed goods.

8. INDEMNIFICATION

Seller will, at its own expense, assist Buyer with technical support and information in connection with any claim that any parts as shipped by Seller under this purchase order infringe any valid and enforceable copyright, or trademark, provided however, that Buyer (i) gives immediate written notice to Seller, (ii) permits Seller to participate and to defend if Seller requests to do so, and (iii) gives Seller all needed information, assistance and authority. However, Seller will not be responsible for infringements resulting from anything not entirely manufactured by Seller, or from any combination with products, equipment, or materials not furnished by Seller. Seller will have no liability with respect to intellectual property matters arising out of products made to Buyer's specifications, code, or designs.

Except as expressly stated in this Paragraph 8 or in another writing signed by an authorized officer, Seller makes no representations and/or warranties with respect to intellectual and/or industrial property and/or with respect to claims of infringement. Except as to claims Seller agrees in writing to defend, BUYER WILL INDEMNIFY, DEFEND AND HOLD HARMLESS SELLER FROM ALL CLAIMS, COSTS, LOSSES, AND DAMAGES (INCLUDING ATTORNEYS FEES) AGAINST AND/OR ARISING OUT OF GOODS SOLD AND/OR SHIPPED HEREUNDER.

9. NO CONFIDENTIAL INFORMATION

Seller shall have no obligation to hold any information in confidence except as provided in a separate non-disclosure agreement signed by both parties.

10. ENTIRE AGREEMENT

(a) These terms and conditions are the entire agreement and the only representations and understandings between Seller and Buyer, and no addition, deletion or modification shall be binding on Seller unless expressly agreed to in a writing signed by an officer of Seller.

(b) Buyer is not relying upon any warranty or representation except for those specifically stated here.

11. APPLICABLE LAW

The contract and all performance and disputes arising out of or relating to goods involved will be governed where Seller is ITE Taiwan by the laws of Taiwan, Republic of China or, where Seller is ITE California, by the laws of California and the United States of America, in either event without reference to the U.N. Convention on Contracts for the International Sale of Goods or to conflict of laws principles. Buyer agrees at its sole expense to comply with all applicable laws in connection with the purchase, use or sale of the goods provided hereunder and to indemnify Seller from any failure by Buyer to so comply. Without limiting the foregoing, Buyer certifies that no technical data or direct products thereof will be made available or re-exported, directly or indirectly, to any country to which such export or access is prohibited or restricted under U.S. law or regulations, unless prior authorization is obtained from the appropriate officials and agencies of the government as required under U.S. laws and regulations.

12. JURISDICTION AND VENUE

Where Seller is ITE Taiwan, the courts located in Hsinchu, Taiwan, Republic of China, will have the sole and exclusive jurisdiction and venue over any dispute arising out of or relating to the contract or any sale of goods hereunder. Where Seller is ITE California, the courts located in Santa Clara County, California, USA, will have the sole and exclusive jurisdiction and venue over any dispute arising out of or relating to the contract or any sale of goods hereunder. Buyer hereby consents to the jurisdiction of such courts.

13. ATTORNEYS' FEES

Reasonable attorneys' fees and costs will be awarded to the prevailing party in the event of litigation involving and/or relating to the enforcement or interpretation of the contract and/or any goods sold under it.



INTEGRATED TECHNOLOGY EXPRESS, INC.

www.ite.com.tw

www.iteusa.com

HEADQUARTERS: 3F, No. 13, Innovation Rd.1, Science-Based Industrial Park,
Hsin-Chu, Taiwan 300, R.O.C.

Tel: 886-3-5798658 **Fax:** 886-3-5794803

ASIA SALES OFFICE: 7F, No. 435, Nei Hu District, Jui Kuang Road, Taipei 114, Taiwan, R.O.C.

Tel: 886-2-26579896 **Fax:** 886-2-26578561, 26578576

Contact Person: P.Y. Chang

E-mail: py.chang@ite.com.tw

ITE (U.S.A. West) Inc.: 1235 Midas Way, Sunnyvale, CA 94086, U.S.A.

Tel: (408) 5308860 **Fax:** (408) 5308861

Contact Person: David Lin

E-mail: david.lin@iteusa.com

ITE (U.S.A. Eastern) Inc.: 896 Summit St., #105, Round Rock, TX 78664, U.S.A.

Tel: (512) 3887880 **Fax:** (512) 3883108

Contact Person: Don Gardenhire

E-mail: don.gardenhire@iteusa.com