

N-Channel MOSFET

Applications:

- Adaptor
- Charger
- •SMPS

Features:

- RoHS Compliant
- . Low ON Resistance
- .Low Gate Charge
- •Peak Current vs Pulse Width Curve
- Inductive Switching Curves

Ordering Information

PART NUMBER	PACKAGE	BRAND
ITA05N40R	TO-220F	IPS

V_{DSS} R_{DS(ON)}(Typ.) I_D 400V 0.8Ω 5A

(Pb)

Packages Not to Scale

G_D TO-220F G



Symbol	Parameter	ITA05N40R	Units	
V _{DSS}	Drain-to-Source Voltage	400	V	
I _D	Continuous Drain Current	5	Α	
	Continuous Drain Current T _C =100°C	3.1	Α	
I _{DM}	Pulsed Drain Current, V _{GS} @10V (NOTE *1)	20	A	
Р	Power Dissipation	30	W	
P _D	Derating Factor above 25°C	0.24	W/°C	
V _{GS}	Gate-to-Source Voltage	±30	V	
E _{AS}	Single Pulse Avalanche Energy(NOTE *2)	260	mJ	
dv/dt	Peak Diode Recovery dv/dt(NOTE *3)	5	V/ns	
TL	Maximum Temperature for Soldering	300		
$T_{\rm J}$ and $T_{\rm STG}$	Operating Junction and Storage Temperature Range	150,-55 to150	°C	

Thermal Resistance

Symbol	Parameter	Max.	Units	Test Conditions
R _{θJC}	Junction-to-Case	4.17	°C /W	Water cooled heatsink, P_D adjusted for a peak junction temperature of +150 $^{\circ}C$.
R _{0JA}	Junction-to-Ambient	62.5		1 cubic foot chamber, free air.

©2017 InPower Semiconductor Co., Ltd.

ITA05N40R

S

Lead Free Package and Finish



OFF Characteristics T _C =25℃ u	Inless otherwise specified
---	----------------------------

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
BV _{DSS}	Drain-to-Source Breakdown Voltage	400			V	V _{GS} =0V, I _D =250µA
I _{DSS}	Drain-to-Source Leakage Current			- 1	μA	V _{DS} =400V, V _{GS} =0V
						T J=25 ℃
				100		V _{DS} =320V, V _{GS} =0V
				100		T 」=125 ℃
I _{GSS}	Gate-to-Source Forward Leakage			+100	nA	V _{GS} =+30V
	Gate-to-Source Reverse Leakage			-100		V _{GS} = -30V

ON Characteristics $T_J=25^{\circ}C$ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
R _{DS(ON)}	StaticDrain-to-Source On-Resistance		0.8	1	Ω	V_{GS} =10V, I _D =3A
V _{GS(TH)}	Gate Threshold Voltage	2		4	V	$V_{DS}=V_{GS}$, I _D =250µA
g _{fs}	Forward Transconductance		4.6		S	V _{DS} =15V, I _D =3A
Pulse width	Pulse width ≤300µs; duty cycle≤ 2%					

Dynamic Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
C _{iss}	Input Capacitance		583		pF	V _{GS} = 0V,V _{DS} = 25V f =1.0MHz
C _{oss}	Output Capacitance		71			
C _{rss}	Reverse Transfer Capacitance		5.1			
Qg	Total Gate Charge		12.6		nC	I _D =6A,V _{DD} =320V V _{GS} = 10V
Q _{gs}	Gate-to-Source Charge		4.1			
Q_{gd}	Gate-to-Drain ("Miller") Charge		4			

Resistive Switching Characteristics Essentially independent of operating temperature

	0	,					
Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions	
t _{d(ON)}	Turn-on Delay Time		14		ns		
t _{rise}	Rise Time		20			V _{DD} =200V, I _D =6A,	
t _{d(OFF)}	Turn-Off Delay Time		31			V_G =10V R _G =10 Ω	
t _{fall}	Fall Time		12				

©2017 InPower Semiconductor Co., Ltd.



Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
l _S	Continuous Source Current (Body Diode)			5	А	T −25°C
I _{SM}	Maximum Pulsed Current (Body Diode)			20	А	T _C =25℃
V _{SD}	Diode Forward Voltage			1.5	V	I _{SD} =6A, V _{GS} =0V
t _{rr}	Reverse Recovery Time		240		ns	I _F = I _S
Q _{rr}	Reverse Recovery Charge		1220		nC	di/dt=100A/us
Pulse width	\leq 300µs; duty cycle \leq 2%	•				

Source-Drain Diode Characteristics $Tc=25^{\circ}C$ unless otherwise specified

Notes:

- *1. Repetitive rating; pulse width limited by maximum junction temperature.
- *2. L=10mH, ID=7.2A, Start TJ=25 $^\circ\!\!\mathrm{C}$
- *3. I_{SD} =5A,di/dt \leq 100A/us, V_{DD} \leq BV_{DS}, Start T_J=25 $^{\circ}$ C



Characteristics Curve:






Figure2.Max. Power Dissipation vs Case Temperature








Figure3.Max. Drain Current vs Case Temperature





Figure 5. Typical Transfer Characteristics









Figure 6. Typical Body Diode Transfer Characteristics









Figure 7. Typical on Resistance VS Drain Current

Figure 9. Gate Charge VS Gate-to-Source Voltage





1.2

B_{vpss},(Normalized) Drain-to-Source Breakdown Voltage 6°0

0.8

-50

0

Figure 10. Breakdown Voltage VS Temperature




Figure 11. on-Resistance VS Temperature


Figure 12 Theshold Voltage vs Junction Temperature


50

T_J,Junction Temperature(°C)

100

150





100 100µs 10 I_b, Drain Current,A 0.1 Operation in This Area is Limited by R_{DS(on)} 0.01 Single Pulse Tc=25℃ 0.001 0.1 1000 1 100 10 V_{DS}, Drain-to-Source Voltage, V



Test Circuits and Waveforms

Figure 14. Gate Charge Test Circuit




Figure 15. Gate Charge Waveforms






Figure 16. Resistive Switching Test Circuit










Figure 18. Diode Reverse Recovery Test Circuit




Figure 19. Diode Reverse Recovery Waveform




Figure20.Unclamped Inductive Switching Test Circuit





Figure21.Unclamped Inductive Switching Waveform





Disclaimers:

InPower Semiconductor Co., Ltd (IPS) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to IPS's terms and conditions supplied at the time of order acknowledgement.

InPower Semiconductor Co., Ltd warrants performance of its hardware products to the specifications at the time of sale, Testing reliability and quality control are used to the extent IPS deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

InPower Semiconductor Co., Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using IPS's components. To minimize risk, customers must provide adequate design and operating safeguards.

InPower Semiconductor Co., Ltd does not warrant or convey any license either expressed or implied under its patent rights, nor the rights of others. Reproduction of information in IPS's data sheets or data books is permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. InPower Semiconductor Co., Ltd is not responsible or liable for such altered documentation.

Resale of IPS's products with statements different from or beyond the parameters stated by InPower Semiconductor Co., Ltd for that product or service voids all express or implied warrantees for the associated IPS's product or service and is unfair and deceptive business practice. InPower Semiconductor Co., Ltd is not responsible or liable for any such statements.

Life Support Policy:

InPower Semiconductor Co., Ltd's products are not authorized for use as critical components in life support devices or systems without the expressed written approval of InPower Semiconductor Co., Ltd.

As used herein:

- 1. Life support devices or systems are devices or systems which:
 - a. are intended for surgical implant into the human body,
 - b. support or sustain life,
 - c. whose failure to perform when properly used in accordance with instructions for used provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.