

N-Channel MOSFET

Applications:

- Adaptor
- Charger
- .SMPS

Lead Free Package and Finish


V _{DSS}	R _{DS(ON)} (Typ.)	I _D
700V	0.70Ω	12A

Features:

- RoHS Compliant
- Low ON Resistance
- Low Gate Charge
- Peak Current vs Pulse Width Curve
- Inductive Switching Curves

Ordering Information

PART NUMBER	PACKAGE	BRAND
ITA12N70R	TO-220F	IPS



Absolute Maximum Ratings $T_C=25^{\circ}C$ unless otherwise specified

Symbol	Parameter	ITA12N70R	Units	
V _{DSS}	Drain-to-Source Voltage	700	V	
I _D	Continuous Drain Current	12	А	
	Continuous Drain Current T _C =100°C	7.5	Α	
I _{DM}	Pulsed Drain Current, V _{GS} @10V (NOTE *1)	48	Α	
В	Power Dissipation	42	W	
P _D	Derating Factor above 25℃	0.34	W/℃	
V_{GS}	Gate-to-Source Voltage	±30	V	
E _{AS}	Single Pulse Avalanche Energy(NOTE *2)	580	mJ	
dv/dt	Peak Diode Recovery dv/dt(NOTE *3)	5	V/ns	
T _L	Maximum Temperature for Soldering	300		
T_J and T_{STG}	Operating Junction and Storage Temperature Range	150, -55 to150	\mathbb{C}	

Thermal Resistance

Symbol	Parameter	Max.	Units	Test Conditions
$R_{\theta JC}$	Junction-to-Case	2.98	°C/W	Water cooled heatsink, P _D adjusted for a peak junction temperature of +150°C.
$R_{\theta JA}$	Junction-to-Ambient	62.5		1 cubic foot chamber, free air.



OFF Characteristics $T_C=25^{\circ}C$ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
BV _{DSS}	Drain-to-Source Breakdown Voltage	700			V	V_{GS} =0V, I_D =250 μ A
I _{DSS}	Drain-to-Source Leakage Current			- 1	μΑ	V _{DS} =700V, V _{GS} =0V
						T _J =25°C
				100		V_{DS} =560V, V_{GS} =0V
						T _J =125°C
I _{GSS}	Gate-to-Source Forward Leakage			+100	nΛ	V _{GS} =+30V
	Gate-to-Source Reverse Leakage			-100	nA	V _{GS} = -30V

ON Characteristics T_J=25 °C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions	
R _{DS(ON)}	StaticDrain-to-Source On-Resistance		0.70	0.85	Ω	V_{GS} =10V, I_D =6A	
$V_{GS(TH)}$	Gate Threshold Voltage	2		4	V	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$	
g _{fs}	Forward Transconductance		12		S	V_{DS} =15V, I_{D} =6A	
Pulse width ≤300µs; duty cycle≤ 2%							

Dynamic Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
C _{iss}	Input Capacitance		1981			\/ 0\/\/ 25\/
C _{oss}	Output Capacitance		147		рF	$V_{GS} = 0V, V_{DS} = 25V$ f =1.0MHz
C _{rss}	Reverse Transfer Capacitance		6.9			I = I.UIVIMZ
Q_g	Total Gate Charge		38.6			I 404 \/ ECO\/
Q _{gs}	Gate-to-Source Charge		9.2		nC	$I_D=12A, V_{DD}=560V$ $V_{GS}=10V$
Q_{gd}	Gate-to-Drain ("Miller") Charge		16			$v_{GS} = 10V$

Resistive Switching Characteristics Essentially independent of operating temperature

						<i>-</i>
Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
t _{d(ON)}	Turn-on Delay Time		28		nc	V _{DD} =350V, I _D =12A,
t _{rise}	Rise Time		26			
t _{d(OFF)}	Turn-Off Delay Time		64		ns	V_G =10V R_G =10 Ω
t _{fall}	Fall Time		45		1	



Source-Drain Diode Characteristics Tc=25℃ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions	
I _S	Continuous Source Current			12	А		
	(Body Diode)					T _25°	
1	Maximum Pulsed Current			48	А	T _C =25℃	
I _{SM}	(Body Diode)						
V _{SD}	Diode Forward Voltage			1.5	V	I _{SD} =12A, V _{GS} =0V	
t _{rr}	Reverse Recovery Time		536		ns	I _F = I _S	
Q _{rr}	Reverse Recovery Charge		4693		uC	di/dt=100A/us	
Pulse width	Pulse width ≤300µs; duty cycle ≤ 2%						

Notes:


^{*1.} Repetitive rating; pulse width limited by maximum junction temperature.

^{*2.} L=10mH, I_D =10.5A, Start T_J =25 $^{\circ}$ C

^{*3.} I_{SD} =12A,di/dt ≤100A/us, V_{DD} ≤B V_{DS} , Start T_J =25 $^{\circ}$ C



Characteristics Curve:







Figure 1 Maximum Forward Bias Safe Operating Area








Figure 3 Maximum Continuous Drain Current vs Case Temperature

Figure 4 Typical Output Characteristics





Figure 5 Maximum Effective Thermal Impedance, Junction to Case











Figure 6 Typical Transfer Characteristics

Figure 7 Typical Body Diode Transfer Characteristics






Figure 8 Typical Drain to Source ON Resistance vs Drain Current

Figure 9 Typical Drian to Source on Resistance vs Junction Temperature








Figure 10 Typical Theshold Voltage vs Junction Temperature Figure 11 Typical Breakdown Voltage vs Junction Temperature




Figure 12 Typical Capacitance vs Drain to Source Voltage Figure 13 Typical Gate Charge vs Gate to Source Voltage





Test Circuits and Waveforms

Figure 14. Gate Charge Test Circuit




Figure 15. Gate Charge Waveforms





Figure 16. Resistive Switching Test Circuit

Figure 17. Resistive Switching Waveforms








Figure 18. Diode Reverse Recovery Test Circuit




Figure 19. Diode Reverse Recovery Waveform






Figure 20. Unclamped Inductive Switching Test Circuit

Figure21.Unclamped Inductive Switching Waveform





ITA12N70R



Disclaimers:

InPower Semiconductor Co., Ltd (IPS) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to IPS's terms and conditions supplied at the time of order acknowledgement.

InPower Semiconductor Co., Ltd warrants performance of its hardware products to the specifications at the time of sale, Testing reliability and quality control are used to the extent IPS deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

InPower Semiconductor Co., Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using IPS's components. To minimize risk, customers must provide adequate design and operating safeguards.

InPower Semiconductor Co., Ltd does not warrant or convey any license either expressed or implied under its patent rights, nor the rights of others. Reproduction of information in IPS's data sheets or data books is permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. InPower Semiconductor Co., Ltd is not responsible or liable for such altered documentation.

Resale of IPS's products with statements different from or beyond the parameters stated by InPower Semiconductor Co., Ltd for that product or service voids all express or implied warrantees for the associated IPS's product or service and is unfair and deceptive business practice. InPower Semiconductor Co., Ltd is not responsible or liable for any such statements.

Life Support Policy:

InPower Semiconductor Co., Ltd's products are not authorized for use as critical components in life support devices or systems without the expressed written approval of InPower Semiconductor Co., Ltd.

As used herein:

- 1. Life support devices or systems are devices or systems which:
 - a. are intended for surgical implant into the human body,
 - b. support or sustain life,
 - c. whose failure to perform when properly used in accordance with instructions for used provided in the labeling, can be reasonably expected to result in significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.