


AMI5HG 0.5 micron CMOS Gate Array

Description

ITBx is a family of inverting internal tristate buffers with active low enable.

Core Logic

Logic Symbol	Truth Table												
	<table border="1" style="margin: auto; border-collapse: collapse;"> <thead> <tr> <th style="padding: 5px;">EN</th> <th style="padding: 5px;">A</th> <th style="padding: 5px;">QN</th> </tr> </thead> <tbody> <tr> <td style="padding: 5px;">H</td> <td style="padding: 5px;">X</td> <td style="padding: 5px;">Z</td> </tr> <tr> <td style="padding: 5px;">L</td> <td style="padding: 5px;">L</td> <td style="padding: 5px;">H</td> </tr> <tr> <td style="padding: 5px;">L</td> <td style="padding: 5px;">H</td> <td style="padding: 5px;">L</td> </tr> </tbody> </table> <p>Z = High Impedance</p>	EN	A	QN	H	X	Z	L	L	H	L	H	L
EN	A	QN											
H	X	Z											
L	L	H											
L	H	L											

HDL Syntax

Verilog ITBx *inst_name* (QN, A, EN);

VHDL *inst_name*: ITBx port map (QN, A, EN);

Pin Loading

Pin Name	Equivalent Loads			
	ITB1	ITB2	ITB4	ITB6
A	1.0	2.1	4.3	6.4
EN	1.7	2.3	3.5	4.7
QN	0.6	1.2	2.5	3.8

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
ITB1	2.0	TBD	2.8
ITB2	3.0	TBD	5.0
ITB4	5.0	TBD	7.4
ITB6	7.0	TBD	10.9

a. See page 2-15 for power equation.

AMI5HG 0.5 micron CMOS Gate Array

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

	Number of Equivalent Loads		1	14	27	40	54 (max)
	ITB1	From: A	t_{PLH}	0.20	0.95	1.64	2.35
To: QN		t_{PHL}	0.18	0.87	1.53	2.18	2.88
From: EN		t_{ZH}	0.05	0.86	1.57	2.26	3.00
	To: QN	t_{ZL}	0.17	0.86	1.52	2.17	2.89
ITB2	Number of Equivalent Loads		1	22	44	65	87 (max)
	From: A	t_{PLH}	0.15	0.75	1.33	1.89	2.50
	To: QN	t_{PHL}	0.15	0.71	1.24	1.73	2.26
	From: EN	t_{ZH}	0.10	0.69	1.31	1.85	2.39
	To: QN	t_{ZL}	0.16	0.70	1.24	1.76	2.30
ITB4	Number of Equivalent Loads		1	38	77	116	154 (max)
	From: A	t_{PLH}	0.02	0.68	1.20	1.68	2.12
	To: QN	t_{PHL}	0.16	0.62	1.06	1.51	1.98
	From: EN	t_{ZH}	0.11	0.66	1.11	1.58	2.07
	To: QN	t_{ZL}	0.21	0.68	1.14	1.61	2.10
ITB6	Number of Equivalent Loads		1	55	110	165	220 (max)
	From: A	t_{PLH}	0.09	0.65	1.14	1.65	2.18
	To: QN	t_{PHL}	0.15	0.65	1.08	1.53	2.00
	From: EN	t_{ZH}	0.11	0.66	1.08	1.52	2.00
	To: QN	t_{ZL}	0.18	0.72	1.18	1.62	2.07

Delay will vary with input conditions. See page 2-17 for interconnect estimates.

Tristate Timing

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

From	Delay (ns)	To	Parameter	Cell			
				ITB1	ITB2	ITB4	ITB6
EN		QN	t_{HZ}	0.14	0.13	0.13	0.13
			t_{LZ}	0.16	0.19	0.26	0.31

Core
Logic