

N-Channel MOSFET

Applications:

- Adaptor
- Charger
- •SMPS

Features:

- RoHS Compliant
- . Low ON Resistance
- .Low Gate Charge
- Peak Current vs Pulse Width Curve
- Inductive Switching Curves

Ordering Information

PART NUMBER	PACKAGE	BRAND
ITD06N70R	TO-252	IPS


V_{DSS} R_{DS(ON)}(Typ.) I_D 700V 1.28Ω 6A

ITD06N70R

Lead Free Package and Finish



(Pb



Absolute Maximum Ratings T_C=25[°]C unless otherwise specified

Symbol	Parameter	ITD06N70R	Units
V _{DSS}	Drain-to-Source Voltage	700	V
I _D	Continuous Drain Current	6	А
	Continuous Drain Current T _C =100°C	3.6	А
I _{DM}	Pulsed Drain Current (NOTE *1)	24	А
Р	Power Dissipation	100	W
P _D	Derating Factor above 25°C	0.8	W/℃
V _{GS}	Gate-to-Source Voltage	±30	V
E _{AS}	Single Pulse Avalanche Energy(NOTE *2)	480	mJ
dv/dt	Peak Diode Recovery dv/dt(NOTE *3)	5	V/ns
TL	Maximum Temperature for Soldering	300	
$T_{\rm J}$ and $T_{\rm STG}$	Operating Junction and Storage Temperature Range	150,-55 to150	°C

Thermal Resistance

Symbol	Parameter	Max.	Units	Test Conditions
R _{θJC}	Junction-to-Case	1.25	°C /W	Water cooled heatsink, P_D adjusted for a peak junction temperature of +150 $^{\circ}C$.
R _{0JA}	Junction-to-Ambient	100		1 cubic foot chamber, free air.

©2017 InPower Semiconductor Co., Ltd.



OFF Characteristics T _C =2	5°C unless otherwise specified
--	--------------------------------

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
BV _{DSS}	Drain-to-Source Breakdown Voltage	700			V	V _{GS} =0V, I _D =250µA
I _{DSS}	Drain-to-Source Leakage Current			10	μA	V _{DS} =700V, V _{GS} =0V
						T _a =25℃
				100		V_{DS} =560V, V_{GS} =0V
				100		T _a =125℃
I _{GSS}	Gate-to-Source Forward Leakage			+100	nA	V_{GS} =+30V
	Gate-to-Source Reverse Leakage			-100		V _{GS} = -30V

ON Characteristics $T_J=25^{\circ}C$ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
R _{DS(ON)}	StaticDrain-to-Source On-Resistance		1.28	1.6	Ω	V_{GS} =10V, I _D =3A
V _{GS(TH)}	Gate Threshold Voltage	2		4	V	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$
g _{fs}	Forward Transconductance		5.8		S	V _{DS} =15V, I _D =3A
Pulse width	Pulse width ≤300µs; duty cycle≤ 2%					

Dynamic Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
C _{iss}	Input Capacitance		1102			(1 - 0)(1) = 2E(1)
C _{oss}	Output Capacitance		88		pF	V _{GS} = 0V,V _{DS} = 25V f =1.0MHz
C _{rss}	Reverse Transfer Capacitance		4.5			
Qg	Total Gate Charge		26			
Q _{gs}	Gate-to-Source Charge		5.2		nC	I _D =6A,V _{DD} =560V V _{GS} = 10V
Q_gd	Gate-to-Drain ("Miller") Charge		12			

Resistive Switching Characteristics Essentially independent of operating temperature

						<u> </u>
Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
t _{d(ON)}	Turn-on Delay Time		19		ns	V _{DD} =350V, I _D =6A, V _G =10V R _G =10Ω
t _{rise}	Rise Time		16			
t _{d(OFF)}	Turn-Off Delay Time		39			
t _{fall}	Fall Time		11			

©2017 InPower Semiconductor Co., Ltd.



Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
ls	Continuous Source Current (Body Diode)			6	А	T. 05%
I _{SM}	Maximum Pulsed Current (Body Diode)			24	А	T _C =25℃
V _{SD}	Diode Forward Voltage			1.5	V	I _{SD} =2A, V _{GS} =0V
t _{rr}	Reverse Recovery Time		451		ns	I _F = I _S
Q _{rr}	Reverse Recovery Charge		2461		nC	di/dt=100A/us
Pulse width	\leq 300µs; duty cycle \leq 2%					

Source-Drain Diode Characteristics Tc=25[°]C unless otherwise specified

Notes:


*1. Repetitive rating; pulse width limited by maximum junction temperature.

*2. L=10mH, I_D=9.8A, Start T_J=25 $^\circ\!\!\mathrm{C}$

*3. I_{SD} =6A,di/dt ≤100A/us, V_{DD} ≤B V_{DS} , Start T_J =25 °C



Characteristics Curve:






Figure 1 Maximum Forward Bias Safe Operating Area






Figure 3 Maximum Continuous Drain Current vs Case Temperature








Figure 5 Maximum Effective Thermal Impedance , Junction to Case




Tj=25℃

1

1.2

0.8








Figure 8 Typical Drain to Source ON Resistance vs Drain Current

V_{SD}, Source-to-Drain Voltage[V]

0.6

0.4

Tj=150℃


0.2

100

10

1

0.1 L 0






Figure 9 Typical Drian to Source on Resistance vs Junction Temperature






Figure 10 Typical Theshold Voltage vs Junction Temperature

Figure 11 Typical Breakdown Voltage vs Junction Temperature





Figure 12 Typical Capacitance vs Drain to Source Voltage

Figure13 Typical Gate Charge vs Gate to Source Voltage



Test Circuits and Waveforms

Figure 14. Gate Charge Test Circuit






Figure 15. Gate Charge Waveforms

Figure 17. Resistive Switching Waveforms





Figure 16. Resistive Switching Test Circuit





di/dt adj.

Figure 18. Diode Reverse Recovery Test Circuit

Figure 19. Diode Reverse Recovery Waveform






Figure20.Unclamped Inductive Switching Test Circuit

Figure21.Unclamped Inductive Switching Waveform





©2017 InPower Semiconductor Co., Ltd.



Disclaimers:

InPower Semiconductor Co., Ltd (IPS) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to IPS's terms and conditions supplied at the time of order acknowledgement.

InPower Semiconductor Co., Ltd warrants performance of its hardware products to the specifications at the time of sale, Testing reliability and quality control are used to the extent IPS deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

InPower Semiconductor Co., Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using IPS's components. To minimize risk, customers must provide adequate design and operating safeguards.

InPower Semiconductor Co., Ltd does not warrant or convey any license either expressed or implied under its patent rights, nor the rights of others. Reproduction of information in IPS's data sheets or data books is permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. InPower Semiconductor Co., Ltd is not responsible or liable for such altered documentation.

Resale of IPS's products with statements different from or beyond the parameters stated by InPower Semiconductor Co., Ltd for that product or service voids all express or implied warrantees for the associated IPS's product or service and is unfair and deceptive business practice. InPower Semiconductor Co., Ltd is not responsible or liable for any such statements.

Life Support Policy:

InPower Semiconductor Co., Ltd's products are not authorized for use as critical components in life support devices or systems without the expressed written approval of InPower Semiconductor Co., Ltd.

As used herein:

- 1. Life support devices or systems are devices or systems which:
 - a. are intended for surgical implant into the human body,
 - b. support or sustain life,
 - c. whose failure to perform when properly used in accordance with instructions for used provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.