



1.3-1.5GHz, 550W, 40V High Power RF LDMOS FETs



Description

The ITDE15551D4 is a 550-watt, internally matched LDMOS FETs, designed for Multiple ISM applications within frequencies 1.3GHz to 1.5GHz. It can be used in Class AB/B and Class C for both CW and pulse applications in narrowband operation

- Typical Performance (On Innegration fixture with device soldered):

$V_{DD} = 40$ Volts, $I_{DQ} = 100$ mA, $T_{case} = 25$ degree C.

Frequency	Signal	Gp (dB)	P_{out} (W)	$\eta_D @ P_{out}$ (%)
1500MHz	CW	12	500	53
1500MHz	100us, 10%, Pulsed	12.5	600	57

ITDE15551D4**ITDE15551D4E**

Recommended driver: MU1504 operated at 40V

Features

- High Efficiency and Linear Gain Operations
- Integrated ESD Protection
- Internally Matched for Ease of Use
- Optimized for Doherty Applications
- Large Positive and Negative Gate/Source Voltage Range for Improved Class C Operation
- Excellent thermal stability, low HCI drift
- Compliant to Restriction of Hazardous Substances (RoHS) Directive 2002/95/EC

Table 1. Maximum Ratings

Rating	Symbol	Value	Unit
Drain--Source Voltage	V_{DS}	95	Vdc
Gate--Source Voltage	V_{GS}	-10 to +10	Vdc
Operating Voltage	V_{DD}	+42	Vdc
Storage Temperature Range	T_{stg}	-65 to +150	°C
Case Operating Temperature	T_c	+150	°C
Operating Junction Temperature	T_j	+225	°C

Table 2. Thermal Characteristics

Characteristic	Symbol	Value	Unit
Thermal Resistance, Junction to Case $T_c = 85^\circ\text{C}$, $T_j = 200^\circ\text{C}$, DC test	$R_{\theta JC}$	0.18	°C/W

Table 3. ESD Protection Characteristics

Test Methodology	Class
Human Body Model (per JESD22--A114)	Class 2

Table 4. Electrical Characteristics ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

DC Characteristics (per half section)



Drain-Source Breakdown Voltage ($V_{GS}=0V$; $I_D=100\mu A$)	V_{DSS}	95	—	—	V
Zero Gate Voltage Drain Leakage Current ($V_{DS} = 40 V$, $V_{GS} = 0 V$)	I_{DSS}	—	—	10	μA
Gate--Source Leakage Current ($V_{GS} = 6 V$, $V_{DS} = 0 V$)	I_{GSS}	—	—	1	μA
Gate Threshold Voltage ($V_{DS} = 40V$, $I_D = 600 \mu A$)	$V_{GS(th)}$	—	2.0	—	V
Gate Quiescent Voltage ($V_{DD} = 40 V$, $I_{DQ} = 100 mA$, Measured in Functional Test)	$V_{GS(Q)}$	2.1	2.6	3.1	V

Functional Tests (On Innogrator Test Fixture, 50 ohm system) : $V_{DD} = 40 V_{dc}$, $I_{DQ} = 100 mA$, $f = 1500 MHz$, CW Signal Measurements.

Power Gain	G_p	—	12	—	dB
Drain Efficiency @ P_{SAT} dB	η_D	—	53	—	%
Saturated Power	P_{SAT}	—	500	—	W
Input Return Loss	IRL	—	-7	—	dB

Load Mismatch (In Innogrator Test Fixture, 50 ohm system): $V_{DD} = 40 V_{dc}$, $I_{DQ} = 100 mA$, $f = 1500 MHz$

VSWR 10:1 at 500W Output Power at all Phase Angles, pulsed CW, 100us, 10%	No Device Degradation
--	-----------------------

Reference Circuit of Test Fixture Assembly Diagram (Layout file upon request)




Figure 1. Test Circuit Component Layout

Table 5. Test Circuit Component Designations and Values

Component	Description	Specification
C1,C2,C3	33PF	ATC800B
C4,C5	10UF	1210
C6	6.8PF *3	ATC800B
R1,R2	10 Ω	1206
Q1	ITDE15551D4	
PCB	Taconic RF-60TC	25Mil



TYPICAL CHARACTERISTICS





Figure 2. Drain Efficiency and Power Gain as Function
of CW Output Power






Figure 3. Drain Efficiency and Power Gain as Function
of Pulse CW Output Power



Package Outline


Flanged ceramic package; 2 mounting holes; 4 leads (1、2—DRAIN、3、4—GATE、5—SOURCE)



UNIT	A	b	c	D	D ₁	e	E	E ₁	F	H	H ₁	L	p	Q	q	U ₁	U ₂	W ₁	W ₂	W ₃
mm	4.7	11.81	0.18	31.55	31.52	13.72	9.50	9.53	1.75	17.12	25.53	3.48	3.30	2.26	35.56	41.28	10.29	0.25	0.51	0.25
inches	0.185	0.465	0.007	1.242	1.241	0.540	0.374	0.375	0.069	0.674	1.005	0.137	0.130	0.089	1.400	1.625	0.405	0.01	0.02	0.01

OUTLINE VERSION	REFERENCE			EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA		
PKG-D4E					03/12/2013

Earless flanged ceramic package; 4 leads (1, 2—DRAIN, 3, 4—GATE, 5—SOURCE)



UNIT	A	b	c	D	D ₁	e	E	E ₁	F	H	H ₁	L	Q	U ₁	U ₂	W ₂	W ₂
mm	4.7	11.81	0.18	31.55	31.52	13.72	9.50	9.53	1.75	17.12	25.53	3.48	2.26	32.39	10.29	0.25	0.25
	4.2	11.56	0.10	30.94	30.96		9.30	9.27	1.50	16.10	25.27	2.97	2.01	32.13	10.03		
inches	0.185	0.465	0.007	1.242	1.241	0.540	0.374	0.375	0.069	0.674	1.005	0.137	0.089	1.275	0.405	0.01	0.01
	0.165	0.455	0.004	1.218	1.219		0.366	0.365	0.059	0.634	0.995	0.117	0.079	1.265	0.395		

OUTLINE VERSION	REFERENCE			EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA		
PKG-D4					03/12/2013



Revision history

Table 6. Document revision history

Date	Revision	Datasheet Status
2018/07/19	Rev 1.0	Preliminary Datasheet

Disclaimers

Specifications are subject to change without notice. Innogrations believes the information contained within this data sheet to be accurate and reliable. However, no responsibility is assumed by Innogrations for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Innogrations. Innogrations makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose. "Typical" parameters are the average values expected by Innogrations in large quantities and are provided for information purposes only. These values can and do vary in different applications and actual performance can vary over time. All operating parameters should be validated by customer's technical experts for each application. Innogrations products are not designed, intended or authorized for use as components in applications intended for surgical implant into the body or to support or sustain life, in applications in which the failure of the Innogrations product could result in personal injury or death or in applications for planning, construction, maintenance or direct operation of a nuclear facility. For any concerns or questions related to terms or conditions, pls check with Innogrations and authorized distributors

Copyright © by Innogrations (Suzhou) Co.,Ltd.